Cost effective implementation of asynchronous two-level logic

被引:0
|
作者
Lemberski, Igor [1 ]
机构
[1] Baltic Int Acad, LV-1003 Riga, Latvia
关键词
asynchronous logic; minimization; two-level logic;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
We proposed the cost effective (in sense of gate number) asynchronous two-level logic. It is based on AND-OR implementation of minimized logic functions. We formulated and proved the product term minimization constraint that ensures the logic correct behaviour. We pointed out the existing tool that yields the term minimization under the constraint formulated. We processed examples and generated asynchronous two-level logic by applying our approach and known ones. The implementation complexity was compared. Using our approach, we achieved significant improvement.
引用
收藏
页码:159 / 164
页数:6
相关论文
共 50 条
  • [31] TWO-LEVEL ROLLBACK SCHEME AND ITS OPTIMAL IMPLEMENTATION.
    Kim, K.H.
    Proceedings of SOUTHEASTCON Region 3 Conference, 1981, : 447 - 454
  • [32] Design and Implementation of Two-Level Synchronization for an Interactive Music Robot
    Otsuka, Takuma
    Nakadai, Kazuhiro
    Takahashi, Toru
    Komatani, Kazunori
    Ogata, Tetsuya
    Okuno, Hiroshi G.
    PROCEEDINGS OF THE TWENTY-FOURTH AAAI CONFERENCE ON ARTIFICIAL INTELLIGENCE (AAAI-10), 2010, : 1238 - 1244
  • [33] Graph representation of logic functions to design two-level MOS networks
    Nishitani, Yasuaki
    Shimizu, Kensuke
    Nagumo, Masahiko
    Systems and Computers in Japan, 1992, 23 (01) : 15 - 24
  • [34] An effective two-level proof-number search algorithm
    Winands, MHM
    Uiterwijk, JWHM
    van den Herik, HJ
    THEORETICAL COMPUTER SCIENCE, 2004, 313 (03) : 511 - 525
  • [35] A novel approach for reducing the switching activity in two-level logic circuits
    Theodoridis, G
    Theoharis, S
    Soudris, D
    Koufopavlou, O
    Goutis, C
    ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 840 - 843
  • [36] A new method for low power design of two-level logic circuits
    Theodoridis, G
    Theoharis, S
    Soudris, D
    Goutis, C
    VLSI DESIGN, 1999, 9 (02) : 147 - 157
  • [37] An implicit method for hazard-free two-level logic minimization
    Theobald, M
    Nowick, SM
    ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS - FOURTH INTERNATIONAL SYMPOSIUM, 1998, : 58 - 69
  • [38] Dynamical Evolution of an Effective Two-Level System with PT Symmetry
    杜磊
    徐志浩
    尹传昊
    郭利平
    Chinese Physics Letters, 2018, 35 (05) : 17 - 23
  • [39] Dynamical Evolution of an Effective Two-Level System with PT Symmetry
    Du, Lei
    Xu, Zhihao
    Yin, Chuanhao
    Gu, Liping
    CHINESE PHYSICS LETTERS, 2018, 35 (05)
  • [40] A Two-Level Approximate Logic Synthesis Combining Cube Insertion and Removal
    Ammes, Gabriel
    Neto, Walter Lau
    Butzen, Paulo
    Gaillardon, Pierre-Emmanuel
    Ribas, Renato P.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (11) : 5126 - 5130