Cost effective implementation of asynchronous two-level logic

被引:0
|
作者
Lemberski, Igor [1 ]
机构
[1] Baltic Int Acad, LV-1003 Riga, Latvia
关键词
asynchronous logic; minimization; two-level logic;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
We proposed the cost effective (in sense of gate number) asynchronous two-level logic. It is based on AND-OR implementation of minimized logic functions. We formulated and proved the product term minimization constraint that ensures the logic correct behaviour. We pointed out the existing tool that yields the term minimization under the constraint formulated. We processed examples and generated asynchronous two-level logic by applying our approach and known ones. The implementation complexity was compared. Using our approach, we achieved significant improvement.
引用
收藏
页码:159 / 164
页数:6
相关论文
共 50 条
  • [21] A two-level pipelined implementation of the IDEA cryptographic algorithm
    Salomao, SLC
    Alves, VC
    Filho, EMC
    XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, 1998, : 158 - 161
  • [22] The Elements of Effective Program Design: A Two-Level Analysis
    Howlett, Michael
    Mukherjee, Ishani
    Rayner, Jeremy
    POLITICS AND GOVERNANCE, 2014, 2 (02): : 1 - 12
  • [23] Heuristics for Million-scale Two-level Logic Minimization
    Nazemi, Mahdi
    Kanakia, Hitarth
    Pedram, Massoud
    2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
  • [24] Two-level consensus modeling with utility and cost constraints
    Diao Weixue
    Liu Yong
    JOURNAL OF SYSTEMS ENGINEERING AND ELECTRONICS, 2022, 33 (03) : 716 - 726
  • [25] Heuristic Algorithm of Two-level Minimization of Fuzzy Logic Functions
    Wielgus, Andrzej
    PROCEEDINGS OF THE 2014 IEEE 17TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2014, : 302 - 305
  • [26] Two-level consensus modeling with utility and cost constraints
    DIAO Weixue
    LIU Yong
    Journal of Systems Engineering and Electronics, 2022, 33 (03) : 716 - 726
  • [27] Method for minimising the switching activity of two-level logic circuits
    Theodoridis, G
    Theoharis, S
    Soudris, D
    Goutis, CE
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1998, 145 (05): : 357 - 363
  • [28] Comments on "Dual-rail asynchronous logic multi-level implementation"
    Balasubramanian, P.
    INTEGRATION-THE VLSI JOURNAL, 2016, 52 : 34 - 40
  • [29] Control of Hybrid Locomotive Based on Two-level Traction Inverter of Asynchronous Motor
    Yu, Shuang
    Shang, Weilin
    Zhang, Yujin
    Li, Qi
    Chen, Weirong
    2017 IEEE TRANSPORTATION ELECTRIFICATION CONFERENCE AND EXPO, ASIA-PACIFIC (ITEC ASIA-PACIFIC), 2017, : 551 - 555
  • [30] An Asynchronous FPGA Logic Cell Implementation
    Mahram, Atabak
    Najibi, Mehrdad
    Pedram, Hossein
    GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 176 - 179