共 50 条
- [21] A two-level pipelined implementation of the IDEA cryptographic algorithm XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, 1998, : 158 - 161
- [22] The Elements of Effective Program Design: A Two-Level Analysis POLITICS AND GOVERNANCE, 2014, 2 (02): : 1 - 12
- [23] Heuristics for Million-scale Two-level Logic Minimization 2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
- [25] Heuristic Algorithm of Two-level Minimization of Fuzzy Logic Functions PROCEEDINGS OF THE 2014 IEEE 17TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2014, : 302 - 305
- [27] Method for minimising the switching activity of two-level logic circuits IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1998, 145 (05): : 357 - 363
- [29] Control of Hybrid Locomotive Based on Two-level Traction Inverter of Asynchronous Motor 2017 IEEE TRANSPORTATION ELECTRIFICATION CONFERENCE AND EXPO, ASIA-PACIFIC (ITEC ASIA-PACIFIC), 2017, : 551 - 555
- [30] An Asynchronous FPGA Logic Cell Implementation GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 176 - 179