共 50 条
- [1] Asynchronous Two-Level Logic of Reduced Cost PROCEEDINGS OF THE 2009 IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2009, : 68 - +
- [4] A fast two-level logic minimizer ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 528 - 533
- [7] A power driven two-level logic optimizer PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 113 - 116
- [9] A new method for two-level logic minimization Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 1405 - 1408
- [10] A graph approach to two-level logic minimization ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 485 - 490