Challenges in system-level design

被引:0
|
作者
Wolf, W [1 ]
机构
[1] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper summarizes some of the challenges presented by very large integrated circuits. Today's embedded applications require not just complex algorithms but multi-tasking systems that perform several different types of operations on the data. Those applications are run on systems-on-chips that embody complex, heterogeneous architectures. Furthermore, systems-on-chips are connected into even larger systems. The large amounts of state in systems-on-chips, along with the interactions between traditional functionality and performance, mean that we must expand the scope of system design and verification activities. We still need to solve all the traditional design problems, but we must also develop new methodologies that allow us to design and verify the long-term behavior of the system.
引用
收藏
页码:1 / 5
页数:5
相关论文
共 50 条
  • [21] PCB leapfrogs into system-level design
    Glover, Rita
    1996, Penton Publ Inc, Cleveland, OH, United States (44)
  • [22] Timing issues in system-level design
    Dasdan, A
    Gupta, RK
    IEEE COMPUTER SOCIETY WORKSHOP ON VLSI '98 - SYSTEM LEVEL DESIGN, PROCEEDINGS, 1998, : 124 - 129
  • [23] Communication Modeling for System-Level Design
    Kahng, Andrew B.
    Samadi, Kambiz
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 138 - 143
  • [24] System-level design language arrives
    Goering, Richard
    Electronic Engineering Times, 2006, (1422)
  • [25] An Architectural Model for System-Level Design
    Calvez, J.P.
    Peckol, J.K.
    INCOSE International Symposium, 1997, 7 (01): : 332 - 339
  • [26] Complexity management in system-level design
    Univ of California at Berkeley, Berkeley, United States
    J VLSI Signal Process, 2 (157-169):
  • [27] DESIGN AT THE SYSTEM-LEVEL WITH VLSI CMOS
    SECHLER, RF
    GROHOSKI, GF
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1995, 39 (1-2) : 5 - 22
  • [28] Experiment on a system-level design tool
    Ruder, Joshua Austin
    Sobek, Durward Kenneth, II
    JOURNAL OF ENGINEERING DESIGN, 2007, 18 (04) : 327 - 342
  • [29] Challenges in using system-level models for RTL verification
    Ng, Kelvin
    2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 812 - 815
  • [30] System-level power estimation and optimization - Challenges and perspectives
    Rabaey, JM
    1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 158 - 160