共 50 条
- [22] Timing issues in system-level design IEEE COMPUTER SOCIETY WORKSHOP ON VLSI '98 - SYSTEM LEVEL DESIGN, PROCEEDINGS, 1998, : 124 - 129
- [23] Communication Modeling for System-Level Design ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 138 - 143
- [25] An Architectural Model for System-Level Design INCOSE International Symposium, 1997, 7 (01): : 332 - 339
- [29] Challenges in using system-level models for RTL verification 2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 812 - 815
- [30] System-level power estimation and optimization - Challenges and perspectives 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 158 - 160