Comprehensive analysis of the impact of via design on high-speed signal integrity

被引:0
|
作者
Chang, Weng Yew Richard [1 ]
See, Kye Yak [2 ]
Chua, Eng Kee [3 ]
机构
[1] DSO Natl Labs, Guided Syst Div, 20 Sci Pk Dr, Singapore 118230, Singapore
[2] Nanyang Technol Univ, Sch Elect & Elect Engn, Div Circuits & Syst, Nanyang Ave, Singapore 639798, Singapore
[3] Inst High Performance Comp, Eneg Software & Applicat, Singapore 117528, Singapore
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In all modern high-speed digital board designs, every slightest discontinuity on the board has to be considered carefully, especially the vias, which are abundantly used in digital design. As frequency increases and signal rise time reduces, via causes impedance discontinuities resulting in signal reflections and hence deterioration of signal integrity (SI) and system performance. The paper carries cut a comprehensive study of the impacts of various via design parameters on SI using a fall-wave electromagnetic simulator (CST microwave suite). The design parameters under study are via diameter, via height and the excess via stub in a multilayer PCB. The study allows high-speed digital designers to have a more in-depth assessment of via design and its effect on SI performance.
引用
收藏
页码:262 / +
页数:2
相关论文
共 50 条
  • [21] Signal Integrity Ensured Through Impedance Characterization of Advanced High-Speed Design
    Amedeo, Alexandre
    Gautier, Cyrille
    Costa, Francois
    Bernard, Laurent
    2009 20TH INTERNATIONAL ZURICH SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, 2009, : 137 - +
  • [22] Signal Integrity Characterization of High-Speed DDR Interface
    Kato, Takuya
    Yamamoto, Shintaro
    Sudo, Toshio
    Ono, Yasushi
    Takahashi, Eiji
    Yamada, Toru
    2011 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2011,
  • [23] CLOCK AND SIGNAL INTEGRITY FOR TESTING HIGH-SPEED ADCS
    Okawara, Hideo
    ELECTRONICS WORLD, 2011, 117 (1908): : 14 - 17
  • [24] High-Speed Channel Modeling with Deep Neural Network for Signal Integrity Analysis
    Lu, Tianjian
    Wu, Ken
    Yang, Zhiping
    Sun, Ju
    2017 IEEE 26TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2017,
  • [25] HIGH-SPEED IMPACT DESIGN
    GILLEMOT, L
    MORZAL, J
    GILLEMOT, L
    ACTA TECHNICA ACADEMIAE SCIENTIARUM HUNGARICAE, 1969, 64 (3-4): : 259 - &
  • [26] Signal Integrity Analysis of DDR3 High-Speed Memory Module
    Chen, Cheng-Kuan
    Guo, Wei-Da
    Yu, Chun-Huang
    Wuo, Ruey-Beei
    IEEE EDAPS: 2008 ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2008, : 101 - +
  • [27] Signal Integrity Analysis of High-Speed Single-Ended and Differential Vias
    Shen, Zuwei
    Tong, Jian
    EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 65 - +
  • [28] High-Speed Channel Modeling With Machine Learning Methods for Signal Integrity Analysis
    Lu, Tianjian
    Sun, Ju
    Wu, Ken
    Yang, Zhiping
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2018, 60 (06) : 1957 - 1964
  • [29] TOOLS PROVIDE EMI AND SIGNAL-INTEGRITY ANALYSIS FOR HIGH-SPEED DESIGNS
    DONLIN, M
    COMPUTER DESIGN, 1994, 33 (05): : 100 - 100
  • [30] Energy-Aware Signal Integrity Analysis for High-Speed PCB Links
    Mueller, Sebastian
    Reuschel, Torsten
    Rimolo-Donadio, Renato
    Kwark, Young H.
    Bruens, Heinz-Dietrich
    Schuster, Christian
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2015, 57 (05) : 1226 - 1234