Comprehensive analysis of the impact of via design on high-speed signal integrity

被引:0
|
作者
Chang, Weng Yew Richard [1 ]
See, Kye Yak [2 ]
Chua, Eng Kee [3 ]
机构
[1] DSO Natl Labs, Guided Syst Div, 20 Sci Pk Dr, Singapore 118230, Singapore
[2] Nanyang Technol Univ, Sch Elect & Elect Engn, Div Circuits & Syst, Nanyang Ave, Singapore 639798, Singapore
[3] Inst High Performance Comp, Eneg Software & Applicat, Singapore 117528, Singapore
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In all modern high-speed digital board designs, every slightest discontinuity on the board has to be considered carefully, especially the vias, which are abundantly used in digital design. As frequency increases and signal rise time reduces, via causes impedance discontinuities resulting in signal reflections and hence deterioration of signal integrity (SI) and system performance. The paper carries cut a comprehensive study of the impacts of various via design parameters on SI using a fall-wave electromagnetic simulator (CST microwave suite). The design parameters under study are via diameter, via height and the excess via stub in a multilayer PCB. The study allows high-speed digital designers to have a more in-depth assessment of via design and its effect on SI performance.
引用
收藏
页码:262 / +
页数:2
相关论文
共 50 条
  • [1] Via and reference discontinuity impact on high-speed signal integrity
    Kim, J
    Kim, J
    Rotaru, MD
    Chong, KC
    Iyer, MK
    2004 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SYMPOSIUM RECORD 1-3, 2004, : 583 - 587
  • [2] The Signal Integrity of The High-speed IC Design
    Huang, Kaer
    Liu, Wenyi
    Zhang, Yan
    Yan, Hongcheng
    2010 6TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS NETWORKING AND MOBILE COMPUTING (WICOM), 2010,
  • [3] Research on High-speed PCB Design Based on Signal Integrity Analysis
    Zhao Ying
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS RESEARCH AND MECHATRONICS ENGINEERING, 2015, 121 : 1956 - 1959
  • [4] High-Speed Signal Integrity Design for HDCA Systems
    Kwon, Wonok
    Kim, Young Woo
    2018 INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGY CONVERGENCE (ICTC), 2018, : 1267 - 1269
  • [5] Design and signal-integrity analysis of a backplane for high-speed digital systems
    Zhang, H
    Hong, W
    Wang, YQ
    Wang, W
    Hu, JS
    Wang, HM
    Yang, GQ
    Zhang, NZ
    Cui, TJ
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2005, 45 (03) : 194 - 199
  • [6] Signal Integrity Analysis and Simulation of High-speed Circuit
    Zhu Xiaoyan
    Wang Zhao
    PROCEEDINGS 2016 EIGHTH INTERNATIONAL CONFERENCE ON MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION ICMTMA 2016, 2016, : 593 - 596
  • [7] Bayesian Optimization of High-Speed Channel for Signal Integrity Analysis
    Lho, Daehwan
    Park, Junyong
    Park, Hyunwook
    Park, Shinyoung
    Kim, Seongguk
    Kang, Hyungmin
    Kim, Subin
    Park, Gapyeol
    Son, Kyungjune
    Kim, Joungho
    2019 IEEE 28TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS 2019), 2019,
  • [8] RLC signal integrity analysis of high-speed global interconnects
    Huang, XJ
    Cao, Y
    Sylvester, D
    Lin, S
    King, TJ
    Hu, CM
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 731 - 734
  • [9] Signal Integrity Design and Analysis of Differential High-Speed Serial Links in Silicon Interposer With Through-Silicon Via
    Cho, Kyungjun
    Kim, Youngwoo
    Lee, Hyunsuk
    Song, Jinwook
    Park, Junyong
    Lee, Seongsoo
    Kim, Subin
    Park, Gapyeol
    Son, Kyungjune
    Kim, Joungho
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (01): : 107 - 121
  • [10] Signal Integrity Problems in the Design of High-Speed Serial Communication Devices
    Sevcik, B.
    Brancik, L.
    TSP 2010: 33RD INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING, 2010, : 426 - 431