Robust, scalable self-aligned platinum silicide process

被引:10
|
作者
Zhang, Z
Zhang, SL
Östling, M
Lu, J
机构
[1] KTH, Royal Inst Technol, Sch Informat & Commun Technol, SE-16440 Kista, Sweden
[2] Uppsala Univ, Angstrom Lab, SE-75121 Uppsala, Sweden
关键词
D O I
10.1063/1.2194313
中图分类号
O59 [应用物理学];
学科分类号
摘要
A robust, scalable PtSix process is developed. The process consists of two consecutive annealing steps in a single run; the first is silicidation of Pt films on Si substrates carried out in N-2, whereas the second is surface oxidation of the resultant PtSix in O-2. By adequately adjusting the temperature during the oxidation step, a protective SiOx hard mask forms on PtSix of different thicknesses and compositions. Such a surface oxidation is absent for Pt on SiO2 isolation, which is crucial for the subsequent selective wet etch for a self-aligned process. Ultralong PtSix nanowires are fabricated using this robust self-aligned process. (c) 2006 American Institute of Physics.
引用
收藏
页数:3
相关论文
共 50 条
  • [41] NOVEL SUBMICROMETER MOS DEVICES BY SELF-ALIGNED NITRIDATION OF SILICIDE.
    Kaneko, Hiroko
    Koyanagi, Mitsumasa
    Shimizu, Shinji
    Kubota, Yukiko
    Kishino, Seigo
    IEEE Transactions on Electron Devices, 1986, ED-33 (11) : 1702 - 1709
  • [42] Titanium self-aligned silicide process fabrication issues for deep sub-micron CMOS devices
    Lahiri, SK
    Lim, CW
    Chan, L
    PHYSICS OF SEMICONDUCTOR DEVICES, VOLS 1 AND 2, 1998, 3316 : 957 - 966
  • [43] Scalable Fabrication of Self-Aligned Graphene Transistors and Circuits on Glass
    Liao, Lei
    Bai, Jingwei
    Cheng, Rui
    Zhou, Hailong
    Liu, Lixin
    Liu, Yuan
    Huang, Yu
    Duan, Xiangfeng
    NANO LETTERS, 2012, 12 (06) : 2653 - 2657
  • [44] Process variability of self-aligned multiple patterning
    Oyama, Kenichi
    Yamauchi, Shohei
    Hara, Arisa
    Natori, Sakurako
    Yaegashi, Hidetami
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXX, 2013, 8682
  • [45] Self-aligned process for single electron transistors
    Berg, EW
    Pang, SW
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2001, 19 (05): : 1925 - 1930
  • [46] A NOVEL SELF-ALIGNED ISOLATION PROCESS FOR VLSI
    CHEN, JYT
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (11) : 1521 - 1527
  • [47] Self-aligned Process for SiC Power Devices
    Borsa, Tomoko
    Van Zeghbroeck, Bart
    B - SILICON CARBIDE 2010-MATERIALS, PROCESSING AND DEVICES, 2010, 1246
  • [48] Process requirement of self-aligned multiple patterning
    Natori, Sakurako
    Yamauchi, Shohei
    Hara, Arisa
    Yamato, Masatohi
    Oyama, Kenichi
    Yaegashi, Hidetami
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXX, 2013, 8682
  • [49] Self-aligned block oxide process for bSPIFETs
    Lin, Jyi-Tsong
    Eng, Yi-Chuen
    2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 248 - 251
  • [50] A self-aligned air gap interconnect process
    Chen, Hsien-Wei
    Jeng, Shin-Puu
    Tsai, Hao-Yi
    Liu, Yu-Wen
    Yu, C. H.
    Sun, Y. C.
    PROCEEDINGS OF THE IEEE 2008 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2008, : 34 - 36