Robust, scalable self-aligned platinum silicide process

被引:10
|
作者
Zhang, Z
Zhang, SL
Östling, M
Lu, J
机构
[1] KTH, Royal Inst Technol, Sch Informat & Commun Technol, SE-16440 Kista, Sweden
[2] Uppsala Univ, Angstrom Lab, SE-75121 Uppsala, Sweden
关键词
D O I
10.1063/1.2194313
中图分类号
O59 [应用物理学];
学科分类号
摘要
A robust, scalable PtSix process is developed. The process consists of two consecutive annealing steps in a single run; the first is silicidation of Pt films on Si substrates carried out in N-2, whereas the second is surface oxidation of the resultant PtSix in O-2. By adequately adjusting the temperature during the oxidation step, a protective SiOx hard mask forms on PtSix of different thicknesses and compositions. Such a surface oxidation is absent for Pt on SiO2 isolation, which is crucial for the subsequent selective wet etch for a self-aligned process. Ultralong PtSix nanowires are fabricated using this robust self-aligned process. (c) 2006 American Institute of Physics.
引用
收藏
页数:3
相关论文
共 50 条
  • [31] A scalable self-aligned contact NOR flash technology
    Wei, M.
    Banerjee, R.
    Zhang, L.
    Masad, A.
    Reidy, S.
    Ahn, J.
    Chao, H.
    Lim, C.
    Castro, T.
    Karpenko, O.
    Ru, M.
    Fastow, R.
    Brand, A.
    Guo, X.
    Gorman, J.
    McMahon, W. J.
    Woo, B. J.
    Fazio, A.
    2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 226 - +
  • [32] Self-aligned gates for scalable silicon quantum computing
    Geyer, Simon
    Camenzind, Leon C.
    Czornomaz, Lukas
    Deshpande, Veeresh
    Fuhrer, Andreas
    Warburton, Richard J.
    Zumbuhl, Dominik M.
    Kuhlmann, Andreas V.
    APPLIED PHYSICS LETTERS, 2021, 118 (10)
  • [33] Improved self aligned silicide process for VLSI
    Singh, Awatar
    Khokle, W.S.
    Microelectronics Journal, 1989, 20 (04) : 11 - 17
  • [34] Robustness of self-aligned titanium silicide process: Improvement in yield of silicided devices with APM cleaning step
    Lim, CW
    Lee, KH
    Pey, KL
    Gong, H
    Bourdillon, AJ
    Lahiri, SK
    PROCEEDINGS OF THE IEEE 1998 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 1998, : 187 - 189
  • [35] SELF-ALIGNED SILICIDE TECHNOLOGY FOR ULTRA-THIN SIMOX MOSFETS
    YAMAGUCHI, Y
    NISHIMURA, T
    AKASAKA, Y
    FUJIBAYASHI, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (05) : 1179 - 1183
  • [36] FORMATION OF SELF-ALIGNED COBALT SILICIDE IN NORMAL FLOW NITROGEN FURNACE
    YANG, FM
    CHEN, MC
    THIN SOLID FILMS, 1992, 207 (1-2) : 75 - 81
  • [37] Formation of nickel self-aligned silicide by using cyclic deposition method
    Terashima, K
    Miura, Y
    Ikarashi, N
    Oshida, M
    Manabe, K
    Yoshihara, T
    Tanaka, M
    Wakabayashi, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2235 - 2239
  • [38] APPLICATION OF TUNGSTEN SILICIDE SELF-ALIGNED GATE TO GAAS-FETS
    KAO, JC
    WU, OKT
    SWANSON, A
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1985, 132 (06) : C221 - C221
  • [39] A self-aligned silicide process for thin silicon-on-insulator MOSFETs and bulk MOSFETs with shallow junctions
    Cohen, GM
    Cabral, C
    Lavoie, C
    Solomon, PM
    Guarini, KW
    Chan, KK
    Roy, RA
    MATERIALS ISSUES IN NOVEL SI-BASED TECHNOLOGY, 2002, 686 : 89 - 93
  • [40] Silicon Carbide Vertical JFET with Self-Aligned Nickel Silicide Contacts
    Vassilevski, Konstantin
    Nikitina, Irina
    Horsfall, Alton B.
    Wright, Nicholas G.
    Smith, Andrew J.
    Johnson, C. Mark
    SILICON CARBIDE AND RELATED MATERIALS 2010, 2011, 679-680 : 670 - +