共 50 条
- [22] High performance gate length 22 nm CMOS device with strained channel and EOT 1.2 nm Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2006, 27 (SUPPL.): : 283 - 290
- [23] CMOS Device Scaling by Nanosheet Channel Architectures and New Channel Materials 2023 SILICON NANOELECTRONICS WORKSHOP, SNW, 2023, : 1 - 2
- [24] 2-MU-M - BUBBLE DEVICE OPTIMIZATION IEEE TRANSACTIONS ON MAGNETICS, 1979, 15 (06) : 1718 - 1718
- [25] Mask technology for 0.18 mu m device generation PHOTOMASK AND X-RAY MASK TECHNOLOGY III, 1996, 2793 : 2 - 11
- [26] Profile analysis of a 0.25 mu m CMOS process ION IMPLANTATION TECHNOLOGY - 96, 1997, : 194 - 197