Device and process integration for a 0.55 mu m channel length CMOS device

被引：0
|
作者：
Waldo, WG [1 ]
Turkman, R [1 ]
Brownson, R [1 ]
机构：
[1] MOTOROLA INC,AUSTIN,TX 78721
来源：
MICROELECTRONIC DEVICE AND MULTILEVEL INTERCONNECTION TECHNOLOGY II | 1996年 / 2875卷
关键词：
device integration; process integration; triple layer metal; z scaling; punchthrough leakage; interconnect delay;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：124 / 135
页数：12
相关论文
共 50 条
  • [1] PROCESS AND DEVICE PERFORMANCE OF 1 MU-M-CHANNEL NORMAL-WELL CMOS TECHNOLOGY
    YAMAGUCHI, T
    MORIMOTO, S
    KAWAMOTO, GH
    DELACY, JC
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (01) : 71 - 80
  • [2] PROCESS AND DEVICE PERFORMANCE OF 1-MU-M-CHANNEL N-WELL CMOS TECHNOLOGY
    YAMAGUCHI, T
    MORIMOTO, S
    KAWAMOTO, GH
    DELACY, JC
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (02) : 205 - 214
  • [3] 0.25 mu m CMOS/SIMOX device technology
    Tsuchiya, T
    Ohno, T
    Kado, Y
    Nakashima, S
    NTT REVIEW, 1997, 9 (04): : 78 - 87
  • [4] Process flow innovations for photonic device integration in CMOS
    Beals, Mark
    Michel, J.
    Liu, J. F.
    Ahn, D. H.
    Sparacin, D.
    Sun, R.
    Hong, C. Y.
    Kimerling, L. C.
    Pomerene, A.
    Carothers, D.
    Beattie, J.
    Kopa, A.
    Apsel, A.
    Rasras, M. S.
    Gill, D. M.
    Patel, S. S.
    Tu, K. Y.
    Chen, Y. K.
    White, A. E.
    SILICON PHOTONICS III, 2008, 6898
  • [5] CMP Process Control for Advanced CMOS Device Integration
    Huey, Sidney
    Chandrasekaran, Balaji
    Bennett, Doyle
    Tsai, Stan
    Xu, Kun
    Qian, Jun
    Dhandapani, Siva
    David, Jeff
    Swedek, Bogdan
    Karuppiah, Lakshmanan
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 543 - 552
  • [6] LOPOS - ADVANCED DEVICE ISOLATION FOR A 0.8 MU-M CMOS BULK PROCESS TECHNOLOGY
    GHEZZO, M
    KAMINSKY, E
    NISSANCOHEN, Y
    FRANK, P
    SAIA, R
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1989, 136 (07) : 1992 - 1996
  • [7] A CMOS MAINFRAME PROCESSOR WITH 0.5-MU-M CHANNEL LENGTH
    SCHETTLER, H
    HAUG, W
    GETZLAFF, KJ
    STARKE, CW
    BHATTACHARYYA, A
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (05) : 1166 - 1177
  • [8] Device and Integration Technologies of III-V/Ge Channel CMOS
    Takagi, S.
    Yokoyama, M.
    Kim, S. H.
    Zhang, R.
    Takenaka, M.
    ULSI PROCESS INTEGRATION 7, 2011, 41 (07): : 203 - 218
  • [9] A Ti salicide process for 0.10 mu m gate length CMOS technology
    Kittl, JA
    Hong, QZ
    Rodder, M
    Prinslow, DA
    Misium, GR
    1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, : 14 - 15
  • [10] Investigation of Optimal Channel Doping Concentration for 0.1 mu m SOI-MOSFET by Process and Device Simulation
    Choe, Kwang Su
    KOREAN JOURNAL OF MATERIALS RESEARCH, 2008, 18 (05): : 272 - 276
12345