The Implementation of Encoder and Decoder of LT Codes based on DSP

被引:0
|
作者
Hu, Junhong [1 ]
Gao, Hongfeng [1 ]
Ge, Shi [1 ]
机构
[1] Henan Univ Sci & Technol, Elect & Informat Engn Coll, Luoyang, Peoples R China
关键词
LT codes; feedback control signal; redundancy process; positional coefficient storage mechanism; memory resources;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
LT codes are efficient rateless codes. In this article, the TMS320VC5416 is used to design and realize the encoder and decoder of LT codes. In order to improve the decoding efficiency, the redundancy process is introduced to remove the redundancies of code signals. As the computational burden and memory usage of the encoder and decoder increase rapidly with the encoding length, the feedback control signal is introduced to control the length of code signals. Positional coefficient storage mechanism of neighbors' list of the code signals is built to ensure the optimal use of DSP chip's memory resources. The simulation results show that the LT codes encoder and decoder based on DSP have good performance.
引用
收藏
页码:559 / 562
页数:4
相关论文
共 50 条
  • [41] VLSI implementation of a reversible variable length encoder/decoder
    Novell, M
    Molloy, S
    ICASSP '99: 1999 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS VOLS I-VI, 1999, : 1969 - 1972
  • [42] Manchester Encoder and Decoder Based on CPLD
    Shi Jingzhuo
    Xu Yingxi
    Shi Jing
    2008 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY, VOLS 1-5, 2008, : 1131 - 1133
  • [43] DSP-based implementation of soft Viterbi decoder for power line communications
    Bali, Mohamed Chaker
    Rebai, Chiheb
    2014 IEEE 11TH CONSUMER COMMUNICATIONS AND NETWORKING CONFERENCE (CCNC), 2014,
  • [44] A General Construction and Encoder Implementation of Polar Codes
    Song, Wei
    Shen, Yifei
    Li, Liping
    Niu, Kai
    Zhang, Chuan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (07) : 1690 - 1702
  • [45] Design of irregular LDPC codes for flexible encoder and decoder hardware realization
    Kienle, Frank
    Brack, Torben
    Wehn, Norbert
    SOFTCOM 2006: INTERNATIONAL CONFERENCE ON SOFTWARE, TELECOMMUNICATIONS AND COMPUTER NETWORKS, 2006, : 296 - +
  • [46] Implementation of H.264 decoder on sandblaster DSP
    Ramadurai, V
    Jinturkar, S
    Moudgill, M
    Glossner, J
    2005 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME), VOLS 1 AND 2, 2005, : 694 - 698
  • [47] Design and Implementation of a Pipelined Instruction Decoder for an ASIP DSP
    Rekha, Shanthi S.
    Chitra, Hema S.
    Kandaswamy, A.
    INTERNATIONAL CONFERENCE ON MODELLING OPTIMIZATION AND COMPUTING, 2012, 38 : 2237 - 2243
  • [48] Fast DSP Implementation of a Low Complexity LDPC Decoder
    Razi, Mouhcine
    Benhayoun, Mhammed
    Mansouri, Anas
    Madi, Abdessalam Ait
    Ahaitouf, Ali
    2019 INTERNATIONAL CONFERENCE ON WIRELESS TECHNOLOGIES, EMBEDDED AND INTELLIGENT SYSTEMS (WITS), 2019,
  • [49] Implementation of H.264 encoder and decoder on personal computers
    Chen, Yen-Kuang
    Li, Eric Q.
    Zhou, Xiaosong
    Ge, Steven
    JOURNAL OF VISUAL COMMUNICATION AND IMAGE REPRESENTATION, 2006, 17 (02) : 509 - 532
  • [50] Parallel implementation of video encoder on quad DSP system
    Lehtoranta, O
    Hämäläinen, T
    Lappalainen, V
    Mustonen, J
    MICROPROCESSORS AND MICROSYSTEMS, 2002, 26 (01) : 1 - 15