The Implementation of Encoder and Decoder of LT Codes based on DSP

被引:0
|
作者
Hu, Junhong [1 ]
Gao, Hongfeng [1 ]
Ge, Shi [1 ]
机构
[1] Henan Univ Sci & Technol, Elect & Informat Engn Coll, Luoyang, Peoples R China
关键词
LT codes; feedback control signal; redundancy process; positional coefficient storage mechanism; memory resources;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
LT codes are efficient rateless codes. In this article, the TMS320VC5416 is used to design and realize the encoder and decoder of LT codes. In order to improve the decoding efficiency, the redundancy process is introduced to remove the redundancies of code signals. As the computational burden and memory usage of the encoder and decoder increase rapidly with the encoding length, the feedback control signal is introduced to control the length of code signals. Positional coefficient storage mechanism of neighbors' list of the code signals is built to ensure the optimal use of DSP chip's memory resources. The simulation results show that the LT codes encoder and decoder based on DSP have good performance.
引用
收藏
页码:559 / 562
页数:4
相关论文
共 50 条
  • [31] Implementation of 3D-DCT based video encoder/decoder system
    Bakr, M
    Salama, AE
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2002, : 13 - 16
  • [32] Implementation of 3D-DCT based video encoder/decoder system
    Abdelhalim, MB
    Salama, AE
    SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 389 - 392
  • [33] The implementation of turbo decoder on DSP in WCDMA system
    Song, YS
    Liu, GY
    Huiyang
    2005 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING PROCEEDINGS, VOLS 1 AND 2, 2005, : 1281 - 1283
  • [34] FPGA discrete wavelet transform encoder/decoder implementation
    Cox, Pedro Henrique
    de Carvalho, Aparecido Augusto
    NEURAL INFORMATION PROCESSING, PT 3, PROCEEDINGS, 2006, 4234 : 1113 - 1121
  • [35] Efficient Hardware Implementation of Encoder and Decoder for Golay Code
    Sarangi, Satyabrata
    Banerjee, Swapna
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (09) : 1965 - 1968
  • [36] Implementation of Fault Secure Encoder and Decoder for Memory Application
    RajaSekhar, K.
    Prasad, B. K. V.
    Madhu, T.
    SatishKumar, P.
    Charles, B. Stephen
    TRENDS IN NETWORKS AND COMMUNICATIONS, 2011, 197 : 33 - +
  • [37] Implementation of Convolutional Encoder and Viterbi Decoder using VHDL
    Wong, Yin Sweet
    Ong, Wen Jian
    Chong, Jin Hui
    Ng, Chee Kyun
    Noordin, Nor Kamariah
    2009 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT: SCORED 2009, PROCEEDINGS, 2009, : 22 - 25
  • [38] Real-time implementation of JPEG encoder/decoder
    Czyszczon, TM
    Czernikowski, RS
    Shaaban, M
    Hsu, KW
    INPUT/OUTPUT AND IMAGING TECHNOLOGIES, 1998, 3422 : 281 - 292
  • [39] Implementation of a fast H.263+ encoder/decoder
    Erol, B
    Kossentini, F
    Alnuweiri, H
    CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 462 - 466
  • [40] Design and Implementation of Hamming Encoder and Decoder Over FPGA
    Parvez, A. H. M. Shahariar
    Rahman, Md. Mizanur
    Podder, Prajoy
    Hossain, Mohammad
    Islam, Muhammad Ashiqul
    INTERNATIONAL CONFERENCE ON COMPUTER NETWORKS AND COMMUNICATION TECHNOLOGIES (ICCNCT 2018), 2019, 15 : 1005 - 1022