共 50 条
- [31] Transistor-Level Gate Modeling for Nano CMOS Circuit Verification Considering Statistical Process Variations INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2011, 6448 : 190 - 199
- [35] An analytical model of power bipolar transistor for circuit simulation 1996 IEEE WORKSHOP ON COMPUTERS IN POWER ELECTRONICS, 1996, : 132 - 135
- [36] Seminature model of a MOS transistor for ULSI circuit simulation Izv VUZ Radioelektron, 1 (12-22):
- [39] Statistical modeling for circuit simulation 4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, : 357 - 362