Transistor Level Modeling for Circuit Simulation

被引:0
|
作者
Gao Jin [1 ]
Duan Zhe-min [1 ]
Yin Xi-peng [1 ]
Gao Wei [1 ]
机构
[1] Northwestern Polytech Univ, Sch Elect & Informat, Xian 710072, Peoples R China
关键词
Transistor Level Modeling; VHDL-AMS; Circuit Simulation;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
During the development of servo system, there are some problems in circuit simulation, particularly at the transistor level. One way of solving this problem is to use a consistent modeling and simulation framework that allows for the description of systems from different disciplines and for the description of interactions between these systems. To find the advantage of the VHDL-AMS language for analog system, this modeling method is also effective to describe the mixed-signal system's structure and action.
引用
收藏
页码:513 / 517
页数:5
相关论文
共 50 条
  • [1] Parallel Transistor-Level Circuit Simulation
    Keiter, Eric R.
    Thornquist, Heidi K.
    Hoekstra, Robert J.
    Russo, Thomas V.
    Schiek, Richard L.
    Rankin, Eric L.
    SIMULATION AND VERIFICATION OF ELECTRONIC AND BIOLOGICAL SYSTEMS, 2011, : 1 - +
  • [2] Modeling and Simulation of Transistor and Circuit Variability and Reliability
    Asenov, A.
    Cheng, B.
    Dideban, D.
    Kovac, U.
    Moezi, N.
    Millar, C.
    Roy, G.
    Brown, A. R.
    Roy, S.
    IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,
  • [3] Advances in Parallel Transistor-Level Circuit Simulation
    Thornquist, Heidi K.
    Keiter, Eric R.
    SCIENTIFIC COMPUTING IN ELECTRICAL ENGINEERING (SCEE 2010), 2012, 16 : 257 - 265
  • [5] Parallel Transistor Level Full-Chip Circuit Simulation
    Peng, He
    Cheng, Chung-Kuan
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 304 - 307
  • [6] Parallel Transistor Level Circuit Simulation using Domain Decomposition Methods
    Peng, He
    Cheng, Chung-Kuan
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 397 - 402
  • [7] MODELING THE HETEROJUNCTION BIPOLAR-TRANSISTOR FOR INTEGRATED-CIRCUIT SIMULATION
    LIOU, JJ
    DRAFTS, W
    EIGHTH BIENNIAL UNIVERSITY/GOVERNMENT/INDUSTRY MICROELECTRONICS SYMPOSIUM, 1989, : 219 - 222
  • [8] BIPOLAR-TRANSISTOR MODELING OF AVALANCHE GENERATION FOR COMPUTER CIRCUIT SIMULATION
    DUTTON, RW
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1975, ED22 (06) : 334 - 338
  • [10] Modeling of bipolar junction transistor in FDTD simulation of printed circuit board - Abstract
    Kung, F
    Chuah, HT
    JOURNAL OF ELECTROMAGNETIC WAVES AND APPLICATIONS, 2002, 16 (08) : 1101 - 1102