Threshold voltage spread in flash memories under a constant ΔQ erasing scheme

被引：1
|
作者：
Chimenton, A [1 ]
Pellati, P [1 ]
Olivo, P [1 ]
机构：
[1] Univ Ferrara, Dipartimento Ingn, I-44100 Ferrara, Italy
来源：
MICROELECTRONIC ENGINEERING | 2001年 / 59卷 / 1-4期
关键词：
semiconductor memories; flash memories; integrated circuit reliability; erasing operations; reliability;
D O I：
10.1016/S0167-9317(01)00622-0
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a new erasing scheme for Flash memories characterized by a constant charge injected by each pulse. An analytical expression for the erased threshold voltage as a function of electrical, technological and physical parameters shows their impact on the erased threshold distribution spread. The dynamics of threshold distributions of entire memory sectors is analyzed and the attention is focused on its independence of the initial threshold voltage and on the creation and evolution of the distribution spread, (C) 2001 Elsevier Science BY All rights reserved.
引用
收藏
页码：197 / 201
页数：5
相关论文
共 43 条
  • [31] A design of constant-charge-injection programming scheme for AG-AND flash memories using array-level analytical model
    Kajiyama, Shinya
    Sonoda, Ken'ichiro
    Otsuga, Kazuo
    Kurata, Hideaki
    Ishikawa, Kiyoshi
    IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (04) : 526 - 533
  • [32] Selective-capacitance constant-charge-injection programming scheme for high-speed multilevel AG-AND flash memories
    Otsuga, Kazuo
    Kurata, Hideaki
    Noda, Satoshi
    Sasago, Yoshitaka
    Arigane, Tsuyoshi
    Kawamura, Tetsufumi
    Kobayashi, Takashi
    IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (04) : 772 - 778
  • [33] Threshold voltage instability of amorphous silicon thin-film transistors under constant current stress
    Jahinuzzaman, SM
    Sultana, A
    Sakariya, K
    Servati, P
    Nathan, A
    APPLIED PHYSICS LETTERS, 2005, 87 (02)
  • [34] Real-time threshold-voltage control scheme for low-power VLSI under fluctuation of a supply voltage
    Shaheer, A
    Kameyama, M
    ISSCS 2005: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2005, : 15 - 18
  • [35] Analysis of the Correlation Between the Programmed Threshold-Voltage Distribution Spread of NAND Flash Memory Devices and Floating-Gate Impurity Concentration
    Shirota, Riichiro
    Sakamoto, Yoshinori
    Hsueh, Hung-Ming
    Jaw, Jian-Ming
    Chao, Wen-Chuan
    Chao, Chih-Ming
    Yang, Sheng-Fu
    Arakawa, Hideki
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (11) : 3712 - 3719
  • [36] IGBT Junction Temperature Measurement via Quasi-threshold Voltage Under Constant Current Source Driver
    Wang, Kaihong
    Zhou, Luowei
    Sun, Pengju
    Du, Xiong
    2020 IEEE 9TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE (IPEMC2020-ECCE ASIA), 2020, : 66 - 72
  • [37] A Compact Model-Based Threshold Voltage Distribution Simulation of 3D Gate-All-Around (GAA) NAND Flash Memories
    Yoo, Jinil
    Shin, Hyungcheol
    8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 100 - 102
  • [38] A novel high K inter-poly dielectric (IPD), Al2O3 for low voltage high speed flash memories: Erasing in msecs at 3.3V
    Lee, WH
    Clemens, JT
    Keller, RC
    Manchanda, L
    1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 117 - 118
  • [39] Instability of threshold voltage under constant bias stress in pentacene thin film transistors employing polyvinylphenol gate dielectric
    Kim, Tae Ho
    Han, Chang Gi
    Song, Chung Kun
    THIN SOLID FILMS, 2008, 516 (06) : 1232 - 1236
  • [40] WL Under-Driving Scheme with Decremental Step Voltage and Incremental Step Time for High-Capacity NAND Flash Memory
    Ko, Junyoung
    Yang, Younghwi
    Jung, Seong-ook
    Kim, Jisu
    Lee, Cheon An
    Min, Young-Sun
    Chun, Jinyoung
    Kim, Moosung
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1022 - 1025
12345