A High-Performance Bidirectional Architecture for the Quasi-Comparison-Free Sorting Algorithm

被引:3
|
作者
Chen, Wei-Ting [1 ]
Chen, Ren-Der [2 ]
Chen, Pei-Yin [1 ]
Hsiao, Yu-Che [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, Digital Integrated Circuit Design Lab, Tainan 70101, Taiwan
[2] Natl Changhua Univ Educ, Dept Comp Sci & Informat Engn, Changhua 500, Taiwan
关键词
Sorting; Indexes; Computer architecture; Registers; Hardware; Arrays; Complexity theory; hardware; bidirectional; very large-scale integration (VLSI); HIGH-THROUGHPUT; DESIGN;
D O I
10.1109/TCSI.2020.3048955
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a high-performance bidirectional architecture for the quasi-comparison-free sorting algorithm. Our architecture improves the performance of the conventional unidirectional architecture by reducing the total number of sorting cycles via bidirectional sorting along with two auxiliary methods. Bidirectional sorting allows the sorting tasks to be conducted concurrently in the high- and low-index parts of our architecture. The first auxiliary method is boundary finding, which shortens the range for index searching by finding the boundaries of the range. The second auxiliary method is queue storing, which stores each useful index in a queue in advance to reduce the number of miss cycles during index searching. The performance of our architecture highly depends on the distribution of input data. For each set of input data to be sorted, five Gaussian distributions of the input data and four standard derivations for each distribution were adopted in our experiments. The results show that at the expense of some additional area cost, the number of sorting cycles and the energy consumption are significantly reduced by our method.
引用
收藏
页码:1493 / 1506
页数:14
相关论文
共 50 条
  • [31] FUTURE ARCHITECTURE OF HIGH-PERFORMANCE WORKSTATIONS
    FARBER, G
    MICROPROCESSING AND MICROPROGRAMMING, 1987, 21 (1-5): : 7 - 14
  • [32] High-performance architecture for anisotropic filtering
    Bóo, M
    Amor, M
    JOURNAL OF SYSTEMS ARCHITECTURE, 2005, 51 (05) : 297 - 314
  • [33] An alternative architecture for high-performance display
    Corrigan, RW
    Lang, BR
    LeHoty, DA
    Alioshin, PA
    SMPTE JOURNAL, 2000, 109 (07): : 568 - 572
  • [34] High-performance Hardware Accelerators for Sorting and Managing Priorities
    Sklyarov, Valery
    Skliarova, Iouliia
    Mihhailov, Dmitri
    Sudnitson, Alexander
    2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 313 - 318
  • [35] Bonsai: High-Performance Adaptive Merge Tree Sorting
    Samardzic, Nikola
    Qiao, Weikang
    Aggarwal, Vaibhav
    Chang, Mau-Chung Frank
    Cong, Jason
    2020 ACM/IEEE 47TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2020), 2020, : 282 - 294
  • [36] A high-performance VLSI architecture for the histogram peak-climbing data clustering algorithm
    Hernandez, OJ
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (02) : 111 - 121
  • [37] A High-Performance Hardware Architecture for a Frameless Stereo Vision Algorithm Implemented on a FPGA Platform
    Eibensteiner, Florian
    Kogler, Juergen
    Scharinger, Josef
    2014 IEEE CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION WORKSHOPS (CVPRW), 2014, : 637 - +
  • [38] Performance prediction of data streams on high-performance architecture
    Gautam, Bhaskar
    Basava, Annappa
    HUMAN-CENTRIC COMPUTING AND INFORMATION SCIENCES, 2019, 9 (01)
  • [39] Methylammonium-free, high-performance, and stable perovskite solar cells on a planar architecture
    Turren-Cruz, Silver-Hamill
    Hagfeldt, Anders
    Saliba, Michael
    SCIENCE, 2018, 362 (6413) : 449 - +
  • [40] A FIRMWARE ARCHITECTURE FOR MULTIPLE HIGH-PERFORMANCE MEASUREMENTS
    OBRIEN, DP
    HEWLETT-PACKARD JOURNAL, 1993, 44 (06): : 17 - 30