A High-Performance Bidirectional Architecture for the Quasi-Comparison-Free Sorting Algorithm

被引:3
|
作者
Chen, Wei-Ting [1 ]
Chen, Ren-Der [2 ]
Chen, Pei-Yin [1 ]
Hsiao, Yu-Che [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, Digital Integrated Circuit Design Lab, Tainan 70101, Taiwan
[2] Natl Changhua Univ Educ, Dept Comp Sci & Informat Engn, Changhua 500, Taiwan
关键词
Sorting; Indexes; Computer architecture; Registers; Hardware; Arrays; Complexity theory; hardware; bidirectional; very large-scale integration (VLSI); HIGH-THROUGHPUT; DESIGN;
D O I
10.1109/TCSI.2020.3048955
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a high-performance bidirectional architecture for the quasi-comparison-free sorting algorithm. Our architecture improves the performance of the conventional unidirectional architecture by reducing the total number of sorting cycles via bidirectional sorting along with two auxiliary methods. Bidirectional sorting allows the sorting tasks to be conducted concurrently in the high- and low-index parts of our architecture. The first auxiliary method is boundary finding, which shortens the range for index searching by finding the boundaries of the range. The second auxiliary method is queue storing, which stores each useful index in a queue in advance to reduce the number of miss cycles during index searching. The performance of our architecture highly depends on the distribution of input data. For each set of input data to be sorted, five Gaussian distributions of the input data and four standard derivations for each distribution were adopted in our experiments. The results show that at the expense of some additional area cost, the number of sorting cycles and the energy consumption are significantly reduced by our method.
引用
收藏
页码:1493 / 1506
页数:14
相关论文
共 50 条
  • [1] High-performance VLSI architecture for the Viterbi algorithm
    Boo, M
    Arguello, F
    Bruguera, JD
    Doallo, R
    Zapata, EL
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1997, 45 (02) : 168 - 176
  • [2] The design and implementation of large data high-performance sorting algorithm
    Zhang Hai-jian
    2015 INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION, BIG DATA AND SMART CITY (ICITBS), 2016, : 850 - 853
  • [3] A Comparison-Free Sorting Algorithm
    Abdel-hafeez, Saleh
    Gordon-Ross, Ann
    2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 214 - 215
  • [4] A High-Performance Hardware Architecture for Spectral Hash Algorithm
    Cheung, Ray C. C.
    Koc, Cetin Kaya
    Villasenor, John D.
    2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, : 215 - +
  • [5] BANDED-MATRIX HIGH-PERFORMANCE ALGORITHM AND ARCHITECTURE
    CASASENT, D
    TAYLOR, BK
    APPLIED OPTICS, 1985, 24 (10): : 1476 - 1480
  • [6] MODULAR ARCHITECTURE FOR HIGH-PERFORMANCE IMPLEMENTATION OF THE FFT ALGORITHM
    SAPIECHA, K
    JAROCKI, R
    IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (12) : 1464 - 1468
  • [7] High-performance architecture
    Sherwin-Williams
    不详
    Finsh. Today, 2007, 2 (22-24):
  • [8] An Efficient LDPC Decoder Architecture with a High-Performance Decoding Algorithm
    Hung, Jui-Hui
    Chen, Sau-Gee
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2010, E93B (11) : 2980 - 2989
  • [9] A high-performance architecture for an RLS-like eigenvector algorithm
    Xu, F
    Willson, AN
    2000 5TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I-III, 2000, : 559 - 562
  • [10] Revolver: A high-performance MIMD architecture for collision free computing
    Oberg, J
    Ellervee, P
    24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 301 - 308