An efficient bus architecture for system-on-chip design

被引：26
|
作者：
Cordan, B [1 ]
机构：
[1] PALMCHIP Corp, Colorado Design Ctr, Loveland, CO USA
来源：
PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1999年
关键词：
D O I：
10.1109/CICC.1999.777358
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents the issues confronted when integrating system-on-chip (SOC) designs and offers solution through a detailed description of the CoreFrame(TM) system-on-chip bus architecture that has dramatically reduce system design and verification effort while enhancing the reusability and customizability of system-on-chip product developments. The CoreFrame on-chip bus architecture is defined along with examples to illustrate how a design friendly bus standard will effect the mix and match of reusable cores without sacrificing performance.
引用
收藏
页码：623 / 626
页数：4
相关论文
共 50 条
  • [31] Overview of bus-based System-on-Chip interconnections
    Salminen, E
    Lahtinen, V
    Kuusilinna, K
    Hämäläinen, T
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 372 - 375
  • [32] An embedded DRAM macro architecture for system-on-chip
    Sunaga, T
    Hosokawa, K
    Watanabe, S
    Mori, M
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 131 - 134
  • [33] A configurable system-on-chip architecture for embedded devices
    Wallner, S
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2004, 3189 : 58 - 71
  • [34] An embedded DRAM macro architecture for system-on-chip
    Sunaga, Toshio
    Hosokawa, Kohji
    Watanabe, Shinpei
    Mori, Masaya
    Canadian Journal of Electrical and Computer Engineering, 2001, 26 (3-4) : 131 - 134
  • [35] Efficient power analysis approach and its application to system-on-chip design
    Durrani, Yaseer Arafat
    Riesgo, Teresa
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 46 : 11 - 20
  • [36] MediaSoC: A system-on-chip architecture for multimedia application
    Liu, P
    Wang, WD
    Xiao, ZB
    Lai, LY
    Teng, ZW
    Yu, GJ
    Yao, YB
    Chen, KM
    Jiang, ZD
    Zhang, YX
    Zhou, J
    Cai, WG
    Zhai, ZB
    Shi, C
    Yao, QD
    PROCEEDINGS OF 2005 IEEE INTERNATIONAL WORKSHOP ON VLSI DESIGN AND VIDEO TECHNOLOGY, 2005, : 161 - 164
  • [37] Field configurable system-on-chip device architecture
    Knapp, S
    Tavana, D
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 155 - 158
  • [38] Robust VLSI architecture for system-on-chip design and its implementation in viterbi decoder
    Hatakawa, Y
    Yoshizawa, S
    Miyanaga, Y
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 25 - 28
  • [39] An architecture and design tool flow for embedding a virtual FPGA into a reconfigurable system-on-chip
    Wiersema, Tobias
    Bockhorn, Arne
    Platzner, Marco
    COMPUTERS & ELECTRICAL ENGINEERING, 2016, 55 : 112 - 122
  • [40] Imaging system-on-chip: Design and applications
    El Gamal, A
    2003 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 2003, : 690 - 691
12345