DFT Technique for Quick Characterization of Flash Offset in Pipeline ADCs

被引：0

作者：

Nair, Pradeep ^{[1
]}

Viswanathan, Nagarajan ^{[1
]}

机构：

[1] Texas Instruments India Pvt Ltd, Bangalore, Karnataka, India

来源：

2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID) | 2015年

关键词：

Sample and Hold Amplifier (SHA); Multiplying Digital to Analog Converter (MDAC); Process; Voltage and Temperature (PVT); Differential Non-Linearity (DNL);

D O I：

10.1109/VLSID.2015.69

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper proposes a novel DFT block and associated method for characterizing the offsets of the coarse flash used in a pipelined ADC. In non-SHA architecture, due to the presence of dynamic offset, measuring flash offsets across input frequency becomes important. By adding special data output modes, the proposed DFT technique allows speedy characterization of flash offset, across PVT, using the standard single-tone test and measurement setup [1][2] for the ADCs.

引用

页码：375 / 380

页数：6

共 50 条

[31] A statistical offset calibration technique for 1.5-bit/cycle SAR ADCs
Li, Dengquan
Liu, Maliang
Liu, Shubin
Liang, Yuhua
Ding, Ruixue
MICROELECTRONICS JOURNAL, 2021, 114
[32] A Histogram-Based Static Error Correction Technique for Flash ADCs: Implementation
J Jacob Wikner
Armin Jalili
Sayed Masoud Sayedi
Rasoul Dehghani
ZTE Communications, 2012, 10 (01) : 63 - 70
[33] Background calibration of bit weights in pipeline ADCs using a counteracting dither technique
Sun, Jie
Zhou, Yuan
Li, Xin
ELECTRONICS LETTERS, 2020, 56 (10) : 478 - +
[34] Low Power Comparator with Offset Cancellation Technique for Flash ADC
Nasrollahpour, M.
Sreekumar, R.
Hamedi-Hagh, S.
2017 14TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2017,
[35] Digital background calibration technique for pipeline ADCs with multi-bit stages
Ginés, AJ
Peralias, EJ
Rueda, A
16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, 2003, : 317 - 322
[36] A Time-domain Latch Interpolation Technique for Low Power Flash ADCs
Kim, Jong-In
Kim, Wan
Sung, Barosaim
Ryu, Seung-Tak
2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
[37] Noisy signal based background technique for gain error correction in pipeline ADCs
Ginés, AJ
Peralías, EJ
Rueda, A
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (01): : 53 - 63
[38] A Histogram-Based Static-Error Correction Technique for Flash ADCs
Armin Jalili
J Jacob Wikner
Sayed Masoud Sayedi
Rasoul Dehghani
ZTE Communications, 2011, 9 (04) : 35 - 41
[39] A novel switching scheme for offset storage cancellation technique, for GS/s range ADCs
Mountrichas, L.
Siskos, S.
2012 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC), 2012, : 2280 - 2284
[40] A novel DFT technique for testing complete sets of ADCs and DACs in complex SiPs
Kerzerho, Vincent
Cauvet, Philippe
Bernard, Serge
Azais, Florence
Comte, Mariane
Renovell, Michel
IEEE DESIGN & TEST OF COMPUTERS, 2006, 23 (03): : 234 - 243

← 1 2 3 4 5 →