A 7-12 GHz Multi-Modulus Frequency Divider

被引:0
|
作者
Tsai, Jeng-Han [1 ]
Chung, Yi-Wei [1 ]
Shih, Hung-Da [1 ]
Chou, Jian-Ping [1 ]
机构
[1] Natl Taiwan Normal Univ, Dept Appl Elect Technol, Taipei, Taiwan
关键词
Multi-modulus frequency divider; high-speed prescaler; current mode logic (CML);
D O I
暂无
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
A 7-12 GHz divide-by-256/260/264/268 multi-modulus frequency divider chain is designed and implemented in 0.18-mu m CMOS technology. The frequency divider chain consists of a divide-by-4 divider, a divide-by-4/5 dual-modulus divider, a divide-by-16 counter, and digital control logic circuits. To speed up the operating frequency, a current mode logic (CML) divider without tail current source and a modified D-Flip-Flip (DFF) merged with NAND gate function are adopted. The multi-modulus frequency divider chain demonstrates high operating frequency of 7 GHz to 12 GHz while maintaining reasonable dc power consumption of 19.95 mW.
引用
收藏
页码:1232 / 1234
页数:3
相关论文
共 50 条
  • [31] A 470-μW 5-GHz Digitally Controlled Injection-Locked Multi-Modulus Frequency Divider With an In-Phase Dual-Input Injection Scheme
    Lee, Joonhee
    Park, Sunghyun
    Cho, SeongHwan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (01) : 61 - 70
  • [32] A MONOLITHIC 7-12 GHZ POWER-AMPLIFIER
    TAJIMA, Y
    MOZZI, R
    HANES, L
    TONG, E
    WRONA, B
    INSTITUTE OF PHYSICS CONFERENCE SERIES, 1982, (63): : 449 - 453
  • [33] Quantization Noise Suppression in Fractional-N PLLs Utilizing Glitch-Free Phase Switching Multi-Modulus Frequency Divider
    Jin, Jing
    Liu, Xiaoming
    Mo, Tingting
    Zhou, Jianjun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (05) : 926 - 937
  • [34] A reconfigurable multi-modulus modulo multiplier
    Menon, Shibu
    Chang, Chip-Hong
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1168 - +
  • [35] A 2.0-5.5 GHz Wide Bandwidth Ring-Based Digital Fractional-N PLL With Extended Range Multi-Modulus Divider
    Elkholy, Ahmed
    Saxena, Saurabh
    Nandwana, Romesh Kumar
    Elshazly, Amr
    Hanumolu, Pavan Kumar
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (08) : 1771 - 1784
  • [36] A Multi-Modulus Fractional Divider With TDC Free Calibration Scheme for Mitigation of TX-VCO Pulling
    Liu, Litong
    Jin, Jing
    Liu, Xiaoming
    Zhou, Jianjun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (12) : 2848 - 2852
  • [37] A monolithic sigma-delta fractional-N frequency synthesizer with implicit dual-path filter and phase switching multi-modulus frequency divider
    Fu, Sheng-Meng
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2007, 51 (03) : 145 - 153
  • [38] A monolithic sigma-delta fractional-N frequency synthesizer with implicit dual-path filter and phase switching multi-modulus frequency divider
    Sheng-Meng Fu
    Analog Integrated Circuits and Signal Processing, 2007, 51 : 145 - 153
  • [39] Low Power Extended Range Multi-Modulus Divider Using True-Single-Phase-Clock Logic
    Kulkarni, Prasad
    Garg, Sahil
    Agrawal, Shubhi
    Baghini, Maryam Shojaei
    2021 34TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2021 20TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES 2021), 2021, : 99 - 104
  • [40] Sliced multi-modulus blind equalization algorithm
    Abrar, S
    Axford, RA
    ETRI JOURNAL, 2005, 27 (03) : 257 - 266