A 7-12 GHz Multi-Modulus Frequency Divider

被引：0
|
作者：
Tsai, Jeng-Han [1 ]
Chung, Yi-Wei [1 ]
Shih, Hung-Da [1 ]
Chou, Jian-Ping [1 ]
机构：
[1] Natl Taiwan Normal Univ, Dept Appl Elect Technol, Taipei, Taiwan
来源：
2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012) | 2012年
关键词：
Multi-modulus frequency divider; high-speed prescaler; current mode logic (CML);
D O I：
暂无
中图分类号：
TN [电子技术、通信技术];
学科分类号：
0809 ;
摘要：
A 7-12 GHz divide-by-256/260/264/268 multi-modulus frequency divider chain is designed and implemented in 0.18-mu m CMOS technology. The frequency divider chain consists of a divide-by-4 divider, a divide-by-4/5 dual-modulus divider, a divide-by-16 counter, and digital control logic circuits. To speed up the operating frequency, a current mode logic (CML) divider without tail current source and a modified D-Flip-Flip (DFF) merged with NAND gate function are adopted. The multi-modulus frequency divider chain demonstrates high operating frequency of 7 GHz to 12 GHz while maintaining reasonable dc power consumption of 19.95 mW.
引用
收藏
页码：1232 / 1234
页数：3
相关论文
共 50 条
  • [21] A GHz-Level Ring-Counter-Based Multi-Modulus Fractional LO Divider with On-the-Fly Tunability
    Pan, Bukun
    Jin, Jing
    Zhou, Jianjun
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [22] Digital Spur Calibration of Multi-Modulus Fractional Frequency LO Divider Utilizing Most Correlated Comparison Algorithm
    Jin, Jing
    Pan, Bukun
    Liu, Xiaoming
    Zhou, Jianjun
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 742 - 745
  • [23] Glitch-Free Multi-Modulus Frequency Divider for Quantization Noise Suppression in Fractional-N PLLs
    Liu, Xiaoming
    Jin, Jing
    Li, Xi
    Zhou, Jianjun
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 478 - 481
  • [24] Synthesis-Based Methodology for High-Speed Multi-Modulus Divider
    Martev, Dimo
    Hampel, Sven
    Schlichtmann, Ulf
    2016 13TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2016,
  • [25] A 10 GHz Low-Power Multi-Modulus Frequency Divider using Extended True Single-Phase Clock (E-TSPC) Logic
    Jung, M.
    Fuhrmann, J.
    Ferizi, A.
    Fischer, G.
    Weigel, R.
    Ussmueller, T.
    2012 7TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2012, : 508 - 511
  • [26] A low-power multi-modulus divider in 0.6μm digital CMOS technology
    Zarei, H
    Shoaei, O
    Fakhraie, SM
    Zakeri, MM
    ICM 2000: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2000, : 359 - 362
  • [27] An RF Instantaneous-Hop Frequency Synthesizer based on a Zero-Initial-Phase-Error Multi-Modulus Divider
    Chuang, Tsung-Hao
    Krishnaswamy, Harish
    2014 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2014, : 433 - 436
  • [28] A Multi-Modulus Divider with High Sensitivity and Extended Division Range in 0.18 μm BiCMOS
    Kreissig, Martin
    El-Shennawy, Mohammed
    Ellinger, Frank
    23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 213 - 216
  • [29] A 1V 2mW 17GHz Multi-Modulus Frequency Divider based on TSPC logic using 65nm CMOS
    Krishna, Manthena Vamshi
    Jain, Anil
    Quadir, Nasir Abdul
    Townsend, Paul D.
    Ossieur, Peter
    PROCEEDINGS OF THE 40TH EUROPEAN SOLID-STATE CIRCUIT CONFERENCE (ESSCIRC 2014), 2014, : 431 - 434
  • [30] A Wide-division- ratio 100MHz-to-5GHz Multi-Modulus Divider Chain for Wide-band PLL
    An, Fazhi
    Ma, Shunli
    Chen, Qian
    Zhou, Guangyao
    Ye, Fan
    Ren, Junyan
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
12345