TCAD Simulations of Nano-scale Functional Neuron MOSFETs with Splitted Gate Bias on Floating Gate

被引：0
|
作者：
Kong, Hao-Yu [1 ]
Wang, Guan-Qing [1 ]
Sun, Lei [1 ]
机构：
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
来源：
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT) | 2018年
基金：
中国国家自然科学基金;
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The basic structure and operation mechanism of the neuron MOSFET with splitted gate bias on floating gate are introduced in this paper. 14nm channel-length two input-gate neuron MOSFET on bulk substrate is simulated by Sentaurus TCAD tools and the typical "variable threshold" characteristics are obtained for the nano-scale devices. Furthermore, UTB-SOI structure is utilized to enhance the device performance and is also simulated, Finally, the effects of related parameters are detailed analyzed. In conclusion, the value of coupling capacitance between the input gate and the floating gate and the sum of the structural capacitance can obviously affect threshold voltage.
引用
收藏
页码：377 / 379
页数：3
相关论文
共 50 条
  • [41] Nano-scale multifunctional logic gate based on graphene/hexagonal boron nitride plasmonic waveguides
    Rezaei, Mir Hamid
    Boroumandi, Rahim
    Zarifkar, Abbas
    Farmani, Ali
    IET OPTOELECTRONICS, 2020, 14 (01) : 37 - 43
  • [42] Control of SC1 wet cleaning process for nano-scale gate oxide integrity
    Lim, SW
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (08): : 5002 - 5009
  • [43] Characteristics of Ta-Mo alloy metal gate electrode for nano-scale NMOSFET application
    Lee, CK
    Kim, JY
    Hong, SN
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2004, 45 (04) : 1009 - 1013
  • [44] Modeling of characteristic parameters for nano-scale junctionless double gate MOSFET considering quantum mechanical effect
    Chanda, Manash
    De, Swapnadip
    Sarkar, Chandan Kumar
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2015, 14 (01) : 262 - 269
  • [45] Analytical Approximation of Quantum Mechanical Tunneling and Characterization of Nano-Scale Heterojunction Double Gate Tunnel FETs
    Poorvasha, S.
    Lakshmi, B.
    PROCEEDINGS OF 2019 4TH INTERNATIONAL CONFERENCE ON MANIPULATION, AUTOMATION AND ROBOTICS AT SMALL SCALES (MARSS 2019), 2019,
  • [46] Modeling of characteristic parameters for nano-scale junctionless double gate MOSFET considering quantum mechanical effect
    Manash Chanda
    Swapnadip De
    Chandan Kumar Sarkar
    Journal of Computational Electronics, 2015, 14 : 262 - 269
  • [47] Simulation of Nano-Scale Double Gate In0.53Ga0.47As nMOSFETs by a Deterministic BTE Solver
    Di, Shaoyan
    Zhao, Kai
    Lun, Zhiyuan
    Lu, Tiao
    Du, Gang
    Liu, Xiaoyan
    2016 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2016,
  • [48] Numerical Simulation on Novel Nano-Scale Lateral Double-Gate Tunneling Field Effect Transistor
    He, Frank
    Lou, Haijun
    Zhou, Wang
    Chen, Lin
    Xu, Yiwen
    Zhuang, Hao
    Lin, Xinnan
    INEC: 2010 3RD INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1 AND 2, 2010, : 185 - +
  • [49] Gate Resizing for Soft Error Rate Reduction in Nano-scale Digital Circuits Considering Process Variations
    Raji, Mohsen
    Ghavami, Behnam
    Pedram, Hossein
    2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2015, : 445 - 452
  • [50] Off-State Leakage Current in Nano-Scale MOSFET with Hf-Based Gate Dielectrics
    Yang, Jian-Hong
    Li, Gui-Fang
    Liu, Hui-Lan
    2008 2ND IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1-3, 2008, : 1189 - 1192
12345