TCAD Simulations of Nano-scale Functional Neuron MOSFETs with Splitted Gate Bias on Floating Gate

被引：0
|
作者：
Kong, Hao-Yu [1 ]
Wang, Guan-Qing [1 ]
Sun, Lei [1 ]
机构：
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
来源：
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT) | 2018年
基金：
中国国家自然科学基金;
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The basic structure and operation mechanism of the neuron MOSFET with splitted gate bias on floating gate are introduced in this paper. 14nm channel-length two input-gate neuron MOSFET on bulk substrate is simulated by Sentaurus TCAD tools and the typical "variable threshold" characteristics are obtained for the nano-scale devices. Furthermore, UTB-SOI structure is utilized to enhance the device performance and is also simulated, Finally, the effects of related parameters are detailed analyzed. In conclusion, the value of coupling capacitance between the input gate and the floating gate and the sum of the structural capacitance can obviously affect threshold voltage.
引用
收藏
页码：377 / 379
页数：3
相关论文
共 50 条
  • [1] Extensive Analysis of Gate Leakage Current in Nano-Scale Multi-gate MOSFETs
    Yadav, Shekhar
    Kumar, Hemant
    Negi, Chandra Mohan Singh
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2022, 23 (06) : 658 - 665
  • [2] Extensive Analysis of Gate Leakage Current in Nano-Scale Multi-gate MOSFETs
    Shekhar Yadav
    Hemant Kumar
    Chandra Mohan Singh Negi
    Transactions on Electrical and Electronic Materials, 2022, 23 : 658 - 665
  • [3] Impact of sidewall spacer on gate leakage behavior of nano-scale MOSFETs
    Rana, Ashwani K.
    Chand, Narottam
    Kapoor, Vinod
    SEMICONDUCTOR PHYSICS QUANTUM ELECTRONICS & OPTOELECTRONICS, 2011, 14 (02) : 203 - 208
  • [4] Self-heating of Nano-Scale SOI MOSFETs: TCAD and Molecular Dynamics Simulations
    Burenkov, Alex
    Belko, Viktor
    Lorenz, Juergen
    2013 19TH INTERNATIONAL WORKSHOP ON THERMAL INVESTIGATIONS OF ICS AND SYSTEMS (THERMINIC), 2013, : 305 - 308
  • [5] Effects of sub-gate bias on the operation of Schottky-barrier SOI MOSFETs having nano-scale channel
    Lin, HC
    Wang, MF
    Hou, FJ
    Liu, JT
    Li, YM
    PROCEEDINGS OF THE 2002 2ND IEEE CONFERENCE ON NANOTECHNOLOGY, 2002, : 205 - 208
  • [6] Nano-scale simulation for advanced gate dielectrics
    Kaneta, C
    Yamasaki, T
    Kosaka, Y
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2003, 39 (01): : 106 - 118
  • [7] Gate oxide reliability for nano-scale CMOS
    Stathis, JH
    IPFA 2005: PROCEEDINGS OF THE 12TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2005, : 127 - 130
  • [8] Gate oxide reliability for nano-scale CMOS
    Stathis, J. H.
    2006 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2006, : 83 - 88
  • [9] A Quantum Transport Approach to the Calculation of Gate Tunnelling Current in Nano-Scale FD SOI MOSFETs
    Hasani, Fargol
    Fathipour, Morteza
    Karimi, Fatemeh
    ULIS 2009: 10TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION OF SILICON, 2009, : 337 - +
  • [10] Investigation of gate current in nano-scale MOSFETs by Monte Carlo solution of quantum Boltzmann equation
    Xia Zhi-Liang
    Du Gang
    Liu Xiao-Yun
    Kang Jin-Feng
    Han Ru-Qi
    CHINESE PHYSICS, 2007, 16 (02): : 537 - 541
12345