Subthreshold Analog/RF Performance Enhancement of Underlap DG FETs With High-k Spacer for Low Power Applications

被引:52
|
作者
Koley, Kalyan [1 ]
Dutta, Arka [1 ]
Syamal, Binit [2 ]
Saha, Samar K. [3 ]
Sarkar, Chandan Kumar [1 ]
机构
[1] Jadavpur Univ, Nano Device Simulat Lab, Dept Elect & Telecommun Engn, Kolkata 700032, India
[2] Jadavpur Univ, Kolkata 700032, India
[3] SuVolta Inc, Los Gatos, CA 95032 USA
关键词
Fringing capacitance; gate-to-source/drain resistances; spacer; subthreshold analog; symmetric underlap DG FET; FRINGE CAPACITANCE; CMOS DEVICES; GATE; FINFETS; OPTIMIZATION; CIRCUITS; DESIGN; DGMOS;
D O I
10.1109/TED.2012.2226724
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a systematic study of the subthreshold analog/RF performance for underlap double gate (UDG) NMOSFETs using high dielectric constant (k) spacers. The conventional UDG-NMOSFETs offer reduced short-channel effects along with improved subthreshold analog/RF performance at a cost of higher distributed channel resistance and low on current. In this paper, we show that these drawbacks can be alleviated effectively by using high-k spacers without any severe degradation in the subthreshold analog/RF performance. In order to show the improvement in the device performance, we have studied the effect of high-k spacers on different subthreshold analog figures of merit such as the transconductance, transconductance generation factor, output resistance, and the intrinsic gain for different values of k. Moreover, we have analyzed the RF performance as a function of intrinsic capacitance and resistance, transport delay, inductance, cutoff frequency, and the maximum oscillation frequency. In order to assess the gain bandwidth (GBW) product, the circuit implementation of the UDG-NMOSFETs with different high-k spacers was performed on a common source amplifier. Our results show an improvement in the GBW of about 38% for the devices with high-k spacers compared to its low-k counterpart.
引用
收藏
页码:63 / 69
页数:7
相关论文
共 50 条
  • [41] High-k dielectric based high performance vertical organic thin film transistor for flexible low power applications
    Yadav, Sugandha
    Mittal, Poornima
    Negi, Shubham
    PHYSICA SCRIPTA, 2024, 99 (02)
  • [42] Analog/RF Performance Investigation of Dopingless FET for Ultra-Low Power Applications
    Sirohi, Ankit
    Sahu, Chitrakant
    Singh, Jawar
    IEEE ACCESS, 2019, 7 : 141810 - 141816
  • [43] High Performance RF FETs Using High-k Dielectrics on Wafer-scale Quasi-Free-Standing Epitaxial Graphene
    Robinson, Joshua A.
    Hollander, Matthew J.
    LaBella, Michael, III
    Trumbull, Kathleen
    Zhu, Mike
    Cavalero, Randall
    Snyder, David
    SILICON CARBIDE AND RELATED MATERIALS 2011, PTS 1 AND 2, 2012, 717-720 : 669 - +
  • [44] Assessment of High-k Gate Stack on Sub-10 nm SOI-FinFET for High-Performance Analog and RF Applications Perspective
    Gupta, Neha
    Kumar, Ajay
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2020, 9 (12)
  • [45] High-k Dielectric Double Gate Junctionless (DG-JL) MOSFET for Ultra Low Power Applications- Analytical Model
    Prashant Kumar
    Munish Vashishath
    Neeraj Gupta
    Rashmi Gupta
    Silicon, 2022, 14 : 7725 - 7734
  • [46] High-k Dielectric Double Gate Junctionless (DG-JL) MOSFET for Ultra Low Power Applications- Analytical Model
    Kumar, Prashant
    Vashishath, Munish
    Gupta, Neeraj
    Gupta, Rashmi
    SILICON, 2022, 14 (13) : 7725 - 7734
  • [47] High-K Spacer Dual-Metal Gate Stack Underlap Junctionless Gate All Around (HK-DMGS-JGAA) MOSFET for high frequency applications
    Goel, Anubha
    Rewari, Sonam
    Verma, Seema
    Gupta, R. S.
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2020, 26 (05): : 1697 - 1705
  • [48] Thermal stability analysis and performance exploration of asymmetrical dual-k underlap spacer (ADKUS) SOI FinFET for high performance circuit applications
    Jain, Neeraj
    Raj, Balwinder
    INDIAN JOURNAL OF PURE & APPLIED PHYSICS, 2019, 57 (05) : 352 - 360
  • [49] Extended 90 nm CMOS technology with high manufacturability for high-performance, low-power, RF/analog applications
    Takao, Y
    Nakai, S
    Horiguchi, N
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2003, 39 (01): : 32 - 39
  • [50] Impact of underlap layer on DC and RF/analog performance of asymmetric junctionless dual material double gate MOSFET for low-power analog amplifier design
    Basak, Arighna
    Deyasi, Arpan
    Sarkar, Angsuman
    PHYSICA SCRIPTA, 2024, 99 (09)