Multi-level Reliability Simulation for IC Design

被引：0

作者：

Sutaria, Ketul ^{[1
]}

Velamala, Jyothi ^{[1
]}

Cao, Yu ^{[1
]}

机构：

[1] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA

来源：

2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012) | 2012年

关键词：

MODEL;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

CMOS IC design is challenged by the ever-increasing reliability issues, demanding highly accurate and efficient reliability simulation methodology. This paper presents multi-level solutions for reliability prediction in digital and analog design, including (1) device-level long-term aging models that capture unique operation patterns in digital and analog design, (2) circuit-level simulation method for analog reliability analysis, and (3) gate-level reliability simulation for large-scale digital designs. These solutions are integrated into IC design tools, helping diagnose critical conditions for circuit failure and enable adaptive design for resilience.

引用

页码：130 / 133

页数：4

共 50 条

[21] A New Reliability Evaluation Technique for Multi-Level Inverters
Kiaee, S. M. Sadat
Namadmalan, A.
Moghani, J. Shokrollahi
4TH ANNUAL INTERNATIONAL POWER ELECTRONICS, DRIVE SYSTEMS & TECHNOLOGIES CONFERENCE (PEDSTC 2013), 2013, : 361 - 366
[22] Reliability of balanced multi-level Unmanned Aerial Vehicles
Guo, Jingbo
Elsayed, Elsayed A.
COMPUTERS & OPERATIONS RESEARCH, 2019, 106 : 1 - 13
[23] Reliability comparison of multi-level inverters for motor drive
Zhou, Liang
Smedley, Keyue
2009 IEEE POWER & ENERGY SOCIETY GENERAL MEETING, VOLS 1-8, 2009, : 5159 - 5165
[24] MULTI-LEVEL EDUCATIONAL EXPERIMENT IN DISTRIBUTED SIMULATION
Turnitsa, Charles
PROCEEDINGS OF THE 2014 WINTER SIMULATION CONFERENCE (WSC), 2014, : 3640 - 3649
[25] Multi-level simulation of the physical, cognitive and social
Bulumulla, Chaminda
Singh, Dhirendra
Padgham, Lin
Chan, Jeffrey
COMPUTERS ENVIRONMENT AND URBAN SYSTEMS, 2022, 93
[26] Multi-level hierarchical analogue fault simulation
Straube, B
Vermeiren, W
Spenke, V
MICROELECTRONICS JOURNAL, 2002, 33 (10) : 815 - 821
[27] Concurrent multi-level simulation in computational prototyping
Lean, Meng H.
International journal of applied electromagnetics in materials, 1994, 4 (04): : 317 - 328
[28] Multi-level timing and fault simulation on GPUs
Schneider, Eric
Wunderlich, Hans-Joachim
INTEGRATION-THE VLSI JOURNAL, 2019, 64 : 78 - 91
[29] Multi-level Phase Analysis for Sampling Simulation
Li, Jiaxin
Zhang, Weihua
Chen, Haibo
Zang, Binyu
DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 649 - 654
[30] IC RELIABILITY SIMULATION
HU, CM
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (03) : 241 - 246

← 1 2 3 4 5 →