FPGA-based fault injection for microprocessor systems

被引:13
|
作者
Civera, P [1 ]
Macchiarulo, L [1 ]
Rebaudengo, M [1 ]
Reorda, MS [1 ]
Violante, M [1 ]
机构
[1] Politecn Torino, Dipartimento Automat & Informat, I-10129 Turin, Italy
关键词
D O I
10.1109/ATS.2001.990301
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we propose an approach to speed-up Fault Injection campaigns for the evaluation of dependability properties of processor-based systems. The approach exploits FPGA devices for system emulation, and new techniques are described, allowing emulating the effects of faults and to observe faulty behavior. The proposed approach combines the speed of hardware-based techniques, and the flexibility of simulation-based techniques. Experimental results are provided showing that speed-up figures up to 3 orders of magnitude with respect to state-of-the-art simulation-based techniques can be achieved.
引用
收藏
页码:304 / 309
页数:6
相关论文
共 50 条
  • [41] Overview of FPGA-Based Multiprocessor Systems
    Dorta, Taho
    Jimenez, Jaime
    Luis Martin, Jose
    Bidarte, Unai
    Astarloa, Armando
    2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 273 - 278
  • [42] Development of microcontroller/FPGA-based systems
    Al-Dhaher, AHG
    INTERNATIONAL JOURNAL OF ENGINEERING EDUCATION, 2004, 20 (01) : 52 - 60
  • [43] An FPGA-based hardware emulator for fast fault emulation
    Hong, JH
    Hwang, SA
    Wu, CW
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 345 - 348
  • [44] An FPGA-based Probability-aware Fault Simulator
    May, David
    Stechele, Walter
    2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, 2012, : 302 - 309
  • [45] FPGA-based fault emulation of synchronous sequential circuits
    Ellervee, P.
    Raik, J.
    Tammenaee, K.
    Ubar, R.-J.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (02): : 70 - 76
  • [46] A Domain Partition Model Approach to the Online Fault Recovery of FPGA-Based Reconfigurable Systems
    Shang, Lihong
    Zhou, Mi
    Hu, Yu
    Yang, Erfu
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (01) : 290 - 299
  • [47] Reliability Analysis of Reconfiguration Controller for FPGA-Based Fault Tolerant Systems: Case Study
    Panek, Richard
    Lojda, Jakub
    Podivinsky, Jakub
    Kotasck, Zdenck
    2020 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2020,
  • [48] Fault-tolerant voting mechanism and recovery scheme for TMR FPGA-based systems
    D'Angelo, S
    Metra, C
    Pastore, S
    Pogutz, A
    Sechi, GR
    1998 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1998, : 233 - 240
  • [49] Standard FPGA-based or full FPGA-based controllers for electrical systems, two viable solutions
    Idkhajine, L.
    Naouar, M-W.
    Monmasson, E.
    Prata, A.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 2332 - +
  • [50] Evaluating the Effectiveness of a Software-Based Technique Under SEEs Using FPGA-Based Fault Injection Approach
    M. Portela-Garcia
    A. Lindoso
    L. Entrena
    M. Garcia-Valderas
    C. Lopez-Ongil
    N. Marroni
    B. Pianta
    L. Bolzani Poehls
    F. Vargas
    Journal of Electronic Testing, 2012, 28 : 777 - 789