Research of True Random Number Generator Based on PLL at FPGA

被引：6
|
作者：
Li Dejun [1 ]
Pei Zhen [1 ]
机构：
[1] Wuhan Text Univ, Wuhan 430073, Peoples R China
来源：
2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING | 2012年 / 29卷
关键词：
TRNG; PLL; NIOS; FPGA;
D O I：
10.1016/j.proeng.2012.01.327
中图分类号：
TH [机械、仪表工业];
学科分类号：
0802 ;
摘要：
It's very difficult to use resistance thermal noise for pseudo-random number in encryption algorithm at increasingly powerful personal computing functionality now. So the situation we need the true random number more and more. The Direct amplification, Oscillation sampling, Discrete-time chaos, Metastable sampling([1]). This paper use PLL in Altera NIOS develops a True Random Number generator (TRNG). It's simpler, faster and cheaper than previous system. (C) 2011 Published by Elsevier Ltd. Selection and/or peer-review under responsibility of Harbin University of Science and Technology
引用
收藏
页码：2432 / 2437
页数：6
相关论文
共 50 条
  • [21] An Improved DCM-Based Tunable True Random Number Generator for Xilinx FPGA
    Johnson, Anju P.
    Chakraborty, Rajat Subhra
    Mukhopadyay, Debdeep
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (04) : 452 - 456
  • [22] An FPGA-Based Architecture of True Random Number Generator for Network Security Applications
    Stanchieri, Guido Di Patrizio
    De Marcellis, Andrea
    Faccio, Marco
    Palange, Elia
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [23] True Random Number Generator based on Nanomagnets
    Gnoli, Luca
    Bollo, Matteo
    Vacca, Marco
    Graziano, Mariagrazia
    Di Natale, Giorgio
    2016 IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE (NMDC), 2016,
  • [24] Optimizing Speed of a True Random Number Generator in FPGA by Spectral Analysis
    Wold, Knut
    Petrovic, Slobodan
    ICCIT: 2009 FOURTH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND CONVERGENCE INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2009, : 1105 - 1110
  • [25] FPGA design of an Open-Loop True Random Number Generator
    Lozac'h, Florent
    Ben-Romdhane, Molka
    Graba, Tarik
    Danger, Jean-Luc
    16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 615 - 622
  • [26] True Random Number Generator through Beat Frequency Oscillators in FPGA
    Morankar, Gouri
    HELIX, 2018, 8 (06): : 4375 - 4379
  • [27] FPGA implementation of chaos-based high-speed true random number generator
    Gupta, Ramji
    Pandey, Alpana
    Baghel, Rajendra Kumar
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2019, 32 (05)
  • [28] FPGA-based high-speed true random number generator for cryptographic applications
    Kwok, Sammy H. M.
    Lam, Edmund Y.
    TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 774 - +
  • [29] An FPGA Implementation of the Resolve Time-Based True Random Number Generator With Quality Control
    Wieczorek, Piotr Zbigniew
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (12) : 3450 - 3459
  • [30] High throughput dynamic dual entropy source true random number generator based on FPGA
    Chen, Yu
    Liang, Huaguo
    Zhang, Linghui
    Yao, Liang
    Lu, Yingchun
    MICROELECTRONICS JOURNAL, 2024, 145
12345