Preprocessing scheme of intelligent assembly for a high performance VLIW DSP

被引:1
|
作者
Hu, Yonghua [1 ]
Chen, Shuming [1 ]
Huang, Jie [2 ]
机构
[1] Natl Univ Def Technol, Sch Comp Sci, Changsha 410073, Hunan, Peoples R China
[2] Hunan Univ Sci & Technol, Sch Comp Sci & Engn, Xiangtan, Peoples R China
关键词
preprocessing; VLIW DSP; intelligent Assembly; compiling;
D O I
10.1109/CGC.2012.114
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The time and energy needed for high-performance VLIW digital signal processors (DSPs) is dependent on the execution efficiency of the codes running on them. YHFT-Matrix DSP is a kind of high performance floating-point DSP for wireless communication and video image processing. It has strong ability to handle vector data and has abundant instruction set. To provide efficient codes for it, and meanwhile to ease the workload for programmers and to reduce programming difficulty, we use the intelligent assembly scheme, which combines the advantages of high-level language and assembly language. In this paper, the preprocessing for intelligent assembly is presented and the algorithm for lexical analysis and that for macro processing are investigated. For the former, a one time scan and step-by-step processing method is used to recognize kinds of lexical elements; for the latter, an algorithm based on a file relation graph is developed to settle macrosubstitution. The preprocessing results based on these algorithms can provide global information and information needed for subsequent process.
引用
收藏
页码:187 / 190
页数:4
相关论文
共 50 条
  • [21] Cooperative Preprocessing at Petabytes on High Performance Computing System
    Sun, Rujun
    Zhang, Lufei
    Wang, Xiyang
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2018, PT II, 2018, 11335 : 212 - 225
  • [22] Performance enhancement of OFDM-VLC system using joint preprocessing scheme
    Chen, Qinghui
    Wen, Hong
    He, Jing
    Deng, Rui
    Chen, Ming
    Zhou, Zhihua
    Ma, Jie
    Zong, Tiezhu
    OPTICS COMMUNICATIONS, 2019, 451 (111-115) : 111 - 115
  • [23] A performance analysis scheme for intelligent wireless ATM networks
    Ben Ahmed, C
    Boudriga, N
    Obaidat, MS
    INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 1999, 12 (5-6) : 405 - 426
  • [24] High-performance videophone chip with dual multimedia VLIW processor cores
    Kim, Jeong-Min
    Shin, Yun-Su
    Hwang, In-Gu
    Lee, Kwang-Sun
    Han, Sang-Il
    Park, Sang-Gyu
    Chae, Soo-Ik
    IEICE Transactions on Electronics, 2001, (02) : 183 - 192
  • [25] A Cluster-Scalable VLIW Cryptography Processor with High Performance and Energy Efficiency
    Huang, Wei
    Guo, Zhonghe
    Song, Xiaohua
    Sun, Fei
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 414 - 417
  • [26] Power-aware modulo scheduling for high-performance VLIW processors
    Yun, HS
    Kim, J
    ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, : 40 - 45
  • [27] Chip design for high-performance DSP
    Woods, R.
    Masud, S.
    Electronics and Communication Engineering Journal, 1998, 10 (04): : 191 - 200
  • [28] DESIGN FOR HIGH-PERFORMANCE DSP.
    McAndrew, Pat
    1600, (20):
  • [29] A high-performance videophone chip with dual multimedia VLIW processor cores
    Kim, JM
    Shin, YS
    Hwang, IG
    Lee, KS
    Han, SI
    Park, SG
    Chae, SI
    IEICE TRANSACTIONS ON ELECTRONICS, 2001, E84C (02): : 183 - 192
  • [30] Chip design for high-performance DSP
    Woods, R
    Masud, S
    ELECTRONICS & COMMUNICATION ENGINEERING JOURNAL, 1998, 10 (04): : 191 - 200