Chip design for high-performance DSP

被引：0
|
作者：
Woods, R.
Masud, S.
机构：
来源：
Electronics and Communication Engineering Journal | 1998年 / 10卷 / 04期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：191 / 200
相关论文
共 50 条
  • [1] Chip design for high-performance DSP
    Woods, R
    Masud, S
    ELECTRONICS & COMMUNICATION ENGINEERING JOURNAL, 1998, 10 (04): : 191 - 200
  • [2] Design and implementation of a high-performance PMLSM drives using DSP chip
    Kung, Ying-Shieh
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2008, 55 (03) : 1341 - 1351
  • [3] DESIGN FOR HIGH-PERFORMANCE DSP.
    McAndrew, Pat
    1600, (20):
  • [4] Optimal chip-package codesign for high-performance DSP
    Mehrotra, P
    Rao, V
    Conte, TM
    Franzon, PD
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2005, 28 (02): : 288 - 297
  • [5] THE DESIGN OF A HIGH-PERFORMANCE IIR FILTER CHIP
    MCCANNY, JV
    KNOWLES, SC
    WOODS, RF
    SYSTOLIC ARRAY PROCESSORS, 1989, : 535 - 544
  • [6] High-performance crossbar design for system-on-chip
    Wijetunga, P
    3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 138 - 143
  • [7] A High-Performance On-Chip Bus (MSBUS) Design and Verification
    Yang, Xiaokun
    Andrian, Jean H.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (07) : 1350 - 1354
  • [8] Solving the net matching problem in high-performance chip design
    Carragher, RJ
    Cheng, CK
    Xiong, XM
    Fujita, M
    Paturi, R
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (08) : 902 - 911
  • [9] High-performance underfill speeds design change to flip chip
    Anon
    Electronic Packaging and Production, 2001, 41 (09):
  • [10] DESIGN OF A HIGH-PERFORMANCE IIR DIGITAL-FILTER CHIP
    WOODS, RF
    MCCANNY, JV
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1992, 139 (03): : 195 - 202
12345