Multi-Level Storage in Lateral Phase-Change Memory: from 3 to 16 Resistance Levels

被引:0
|
作者
Yin, You [1 ]
Alip, Rosalena Irma [1 ]
Zhang, Yulong [1 ]
Kobayashi, Ryota [1 ]
Hosaka, Sumio [1 ]
机构
[1] Gunma Univ, Grad Sch Engn, 1-5-1 Tenjin Cho, Kiryu, Gunma 3768515, Japan
来源
关键词
phase-change memory; lateral structure; multi-level storage; RANDOM-ACCESS MEMORY; LOW RESET CURRENT; CELL;
D O I
10.4028/www.scientific.net/KEM.534.131
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Here, we report multi-level storage (MLS) in multi-layer (ML) and single-layer (SL) phase-change memories (PCM). For the former ML-PCM device, the active medium with two layers of chalcogenide consists of a top 30 nm TiN/180 nm SbTeN/20 nm TiN/bottom 120 nm SbTeN stacked multi-layer. Three stable and distinct resistance states are demonstrated in both static and dynamic switching characteristics of the multi-layer devices. For the latter SL-PCM device, the active medium with only one layer of chalcogenide consists of a top 50 mu TiN/150 nm SbTeN. We demonstrate that the number of distinguishable resistance levels can readily reach 16 and even higher. These levels in this study result from the initial threshold switching and the subsequent current-controlled crystallization induced by Joule heating. Therefore, the latter memory allows the creation of many distinct levels, thus enabling the low-cost ultra-high-density non-volatile memory.
引用
收藏
页码:131 / +
页数:2
相关论文
共 50 条
  • [31] Endurance Enhancement of Multi-Level Cell Phase Change Memory
    Lee, Cheongwon
    Song, Youngsoo
    Shin, Youngsoo
    2019 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2019,
  • [32] Helmet: A resistance drift resilient architecture for multi-level cell phase change memory system
    Intelligent Design of Efficient Architectures Laboratory , Department of Electrical and Computer Engineering, University of Florida, United States
    Proc. Int. Conf. Dependable Syst. Networks, 2011, (197-208):
  • [33] Helmet: A Resistance Drift Resilient Architecture for Multi-level Cell Phase Change Memory System
    Zhang, Wangyuan
    Li, Tao
    2011 IEEE/IFIP 41ST INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS (DSN), 2011, : 197 - 208
  • [34] Multi-level recording in erasable phase-change media by light intensity modulation
    Chen, YL
    Shieh, HPD
    OPTICAL STORAGE AND OPTICAL INFORMATION PROCESSING, 2000, 4081 : 60 - 62
  • [35] A multi-level modelling and evaluation of thermal performance of phase-change materials in buildings
    Kalagasidis, Angela Sasic
    JOURNAL OF BUILDING PERFORMANCE SIMULATION, 2014, 7 (04) : 289 - 308
  • [36] Prototypical lateral multi-state phase-change memory with a multi-layer medium
    Yin, Y.
    Higano, N.
    Ota, K.
    Sone, H.
    Hosaka, S.
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 149 - 152
  • [37] Using Time-Aware Memory Sensing to Address Resistance Drift Issue in Multi-Level Phase Change Memory
    Xu, Wei
    Zhang, Tong
    PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 356 - 361
  • [38] 3-D Resistance Model for Phase-Change Memory Cell
    Chen, Yihan
    Kwong, Kit Chu
    Lin, Xinnan
    Song, Zhitang
    Chan, Mansun
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (12) : 4098 - 4104
  • [39] 12-state multi-level cell storage implemented in a 128 Mb phase change memory chip
    Song, Zhitang
    Cai, Daolin
    Cheng, Yan
    Wang, Lei
    Lv, Shilong
    Xin, Tianjiao
    Feng, Gaoming
    NANOSCALE, 2021, 13 (23) : 10455 - 10461
  • [40] A Novel Phase-Change Memory with a Separate Heater Characterized by Constant Resistance for Multilevel Storage
    Alip, Rosalena Irma
    Kobayashi, Ryota
    Zhang, Yu Long
    Mohamad, Zulfakri
    Yin, You
    Hosaka, Sumio
    ADVANCED MICRO-DEVICE ENGINEERING III, 2013, 534 : 136 - 140