Self-checking multiple-valued circuit based on dual-rail current-mode differential logic

被引:1
|
作者
Hanyu, T [1 ]
Ike, T [1 ]
Kameyama, M [1 ]
机构
[1] Tohoku Univ, Grad Sch Informat Sci, Dept Math & Comp Sci, Sendai, Miyagi 9808579, Japan
关键词
D O I
10.1109/ISMVL.1999.779728
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A multiple-valued current-mode (MVCM) circuit based on dual-rail differential logic has been proposed for highspeed arithmetic systems at a low supply voltage. This paper presents a new totally self-checking circuit based on dual-rail MVCM logic, where almost all the basic components except a differential-pair circuit have been already duplicated, which results in small hardware overhead compared with a non-self-checking circuit based on dual-rail MVCM logic. Moreover the performance of the proposed self-checking circuit is superior to that of full duplication of the non-self-checking circuit based on dual-rail MVCM logic in terms of transistor counts, switching delay and dynamic power dissipation under a 0.5-mu m standard CMOS technology.
引用
收藏
页码:275 / 279
页数:5
相关论文
共 50 条
  • [41] Optimization and Verification of Current-Mode Multiple-Valued Digit ORNS Arithmetic Circuits
    Inaba, Motoi
    Tanno, Koichi
    Tamura, Hiroki
    Ishizuka, Okihiko
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2010, E93D (08): : 2073 - 2079
  • [42] Synthesis of multiple-valued Decision Diagrams using current-mode CMOS circuits
    Abd-El-Barr, M
    Fernandes, H
    1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, : 160 - 165
  • [43] NEURON MOS VOLTAGE-MODE CIRCUIT TECHNOLOGY FOR MULTIPLE-VALUED LOGIC
    SHIBATA, T
    OHMI, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (03) : 347 - 356
  • [44] Design of current-mode CMOS multiple-valued schmitt triggers based on switch-signal theory
    Department of Information and Electronic Engineering, Zhejiang University, Hangzhou 310027, China
    Tien Tzu Hsueh Pao, 2006, 5 (924-927):
  • [45] DESIGN AND EVALUATION OF A CURRENT-MODE MULTIPLE-VALUED PLA BASED ON A RESONANT-TUNNELING TRANSISTOR MODEL
    DENG, X
    HANYU, T
    KAMEYAMA, M
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1994, 141 (06): : 445 - 450
  • [46] Algebraic properties of multiple-valued module systems and their applications to current-mode CMOS circuits
    Wang, L
    Chen, X
    Almaini, AEA
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1998, 145 (05): : 364 - 368
  • [47] Low-Energy Pipelined Multiple-Valued Current-Mode Circuit with 8-Level Static Current-Source Control
    Natsui, Masanori
    Arimitsu, Takashi
    Hanyu, Takahiro
    40TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC ISMVL 2010, 2010, : 235 - 240
  • [48] Dual-rail four-phase asynchronous circuit design based on DCVSPG logic
    Zhong, Xiong-Guang
    Rong, Meng-Tian
    Shanghai Jiaotong Daxue Xuebao/Journal of Shanghai Jiaotong University, 2004, 38 (SUPPL. 2): : 129 - 132
  • [49] Novel Multiple-Valued Logic Design Using BiCMOS-Based Negative Differential Resistance Circuit Biased by Two Current Sources
    Gan, Kwang-Jow
    Liang, Dong-Shong
    Chen, Yan-Wun
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2010, E93D (08): : 2068 - 2072
  • [50] Design of High-Speed Quaternary D Flip-Flop Based on Multiple-valued Current-mode
    Wu, Haixia
    Bai, Yilong
    Li, Xiaoran
    Wang, Yiming
    2020 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL, AUTOMATION AND MECHANICAL ENGINEERING, 2020, 1626