Self-checking multiple-valued circuit based on dual-rail current-mode differential logic

被引：1
|
作者：
Hanyu, T [1 ]
Ike, T [1 ]
Kameyama, M [1 ]
机构：
[1] Tohoku Univ, Grad Sch Informat Sci, Dept Math & Comp Sci, Sendai, Miyagi 9808579, Japan
来源：
1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS | 1999年
关键词：
D O I：
10.1109/ISMVL.1999.779728
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A multiple-valued current-mode (MVCM) circuit based on dual-rail differential logic has been proposed for highspeed arithmetic systems at a low supply voltage. This paper presents a new totally self-checking circuit based on dual-rail MVCM logic, where almost all the basic components except a differential-pair circuit have been already duplicated, which results in small hardware overhead compared with a non-self-checking circuit based on dual-rail MVCM logic. Moreover the performance of the proposed self-checking circuit is superior to that of full duplication of the non-self-checking circuit based on dual-rail MVCM logic in terms of transistor counts, switching delay and dynamic power dissipation under a 0.5-mu m standard CMOS technology.
引用
收藏
页码：275 / 279
页数：5
相关论文
共 50 条
  • [21] A self-restored current-mode CMOS multiple-valued logic design technique and its applications
    Teng, DHY
    Bolton, RJ
    34TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2004, : 204 - 209
  • [22] Robust Multiple-Valued Current-Mode Circuit Components Based on Adaptive Reference-Voltage Control
    Onizawa, Naoya
    Hanyu, Takahiro
    ISMVL: 2009 39TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2009, : 36 - 41
  • [23] The use of arithmetic operators in a self-restored current-mode CMOS multiple-valued logic design architecture
    Teng, HY
    Bolton, RJ
    31ST INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2001, : 100 - 105
  • [24] AN IMPLEMENTATION OF MULTIPLE-VALUED LOGIC AND FUZZY-LOGIC CIRCUITS USING 1.5 V BI-CMOS CURRENT-MODE CIRCUIT
    SASAKI, M
    TANIGUCHI, K
    OGATA, Y
    UENO, F
    INOUE, T
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1993, E76D (05) : 571 - 576
  • [25] Low-Energy Pipelined Multiple-Valued Current-Mode Circuit Based on Current-Level Control Technique
    Natsui, Masanori
    Arimitsu, Takashi
    Hanyu, Takahiro
    JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2012, 19 (1-3) : 219 - 231
  • [26] Reconfigurable current-mode multiple-valued residue arithmetic circuits
    Shimabukuro, K
    Zukeran, C
    1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 282 - 287
  • [27] Low-power multiple-valued current-mode logic using substrate bias control
    Mochizuki, A
    Hanyu, T
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (04): : 582 - 588
  • [28] Vth-Variation Compensation of Multiple-Valued Current-Mode Circuit Using TMR Devices
    Hirosaki, Akihiro
    Miura, Masatomo
    Matsumoto, Atsushi
    Hanyu, Takahiro
    38TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2008), 2008, : 14 - 19
  • [29] Design and evaluation of a multiple-valued arithmetic integrated circuit based on differential logic
    Hanyu, T
    Mochizuki, A
    Kameyama, M
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (06): : 331 - 336
  • [30] A Field-Programmable Digital Filter chip using multiple-valued current-mode logic
    Degawa, K
    Aoki, T
    Higuchi, T
    33RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2003, : 213 - 220
12345