共 50 条
- [41] Low-temperature electrical characteristics of strained-Si MOSFETs Sugii, N. (sugii@crl.hitachi.co.jp), 1924, Japan Society of Applied Physics (42):
- [42] Modeling of stress induced layout effect on electrical characteristics of advanced MOSFETs SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2004, 2004, : 61 - 64
- [45] On the Impact of Channel Compositional Variations on Total Threshold Voltage Variability in Nanoscale InGaAs MOSFETs 2018 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2018, : 105 - 108
- [46] Impact of Design Engineering on RF linearity and Noise Performance of Nanoscale DG SOI MOSFETs 2013 14TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (ULIS), 2013, : 146 - 149
- [48] Methodology of Nanoscale Electrical Characterization for Wide-Range Dielectric Permittivity Materials by Scanning Microwave Microscopy 2019 93RD ARFTG MICROWAVE MEASUREMENT CONFERENCE (ARFTG), 2019,
- [49] Impact of Channel Thickness on the Electrical Characteristics of Nanoscale Double Gate SOI MOSFET with Metal Source-Drain COMMAD: 2008 CONFERENCE ON OPTOELECTRONIC AND MICROELECTRONIC MATERIALS & DEVICES, 2008, : 144 - +
- [50] Study on the Direct Relationship between Macroscopic Electrical Parameters and Microscopic Channel Percolative Properties in Nanoscale MOSFETs 2018 IEEE 2ND ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2018), 2018, : 80 - 82