Gallium Nitride and Silicon Transistors on 300 mm Silicon Wafers Enabled by 3-D Monolithic Heterogeneous Integration

被引:41
|
作者
Then, Han Wui [1 ]
Radosavljevic, Marko [1 ]
Jun, Kimin [1 ]
Koirala, Pratik [1 ]
Krist, Brian [1 ]
Talukdar, Tushar [1 ]
Thomas, Nicole [1 ]
Fischer, Paul [1 ]
机构
[1] Intel Corp, Components Res, Technol Dev, Hillsboro, OR 97124 USA
关键词
300 mm silicon; 3-D monolithic integration; gallium nitride; high-k dielectric; silicon CMOS; DEVICES; HEMTS;
D O I
10.1109/TED.2020.3034076
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We demonstrate industry's first 300 mm GaN transistor technology and 3-D monolithic heterogeneous integration with Si transistors, enabled by 300 mm GaN metal-organic chemical vapor deposition (MOCVD) epitaxy and 300 mm 3-D layer transfer. The 300 mm GaN technology is a high-k dielectric enhancement-mode GaN nMOS transistor technology on Si(111) substrate. It is capable of excellent characteristics and figure-of-merits (FOM) for realizing energy-efficient, compact power-delivery and RF front-end components such as power-amplifiers, low-noise amplifiers, and RF-switches. Our GaN nMOS transistors show e-mode operation with: 1) high I-D,I-max = 1.5 mA/mu m; 2) low R-ON of 610 Omega - mu m (L-G = 50 nm); 3) low I-OFF of 100 pA/mu m (L-G = 180 nm), which are significant improvements over GaN HEMT; 4) excellent RF performance: f(T) = 190 GHz, f(MAX) = 300 GHz, power-added efficiency (PAE) = 56% (L-G = 50 nm) at mmwave frequency 28 GHz, and PAE = 77% at 5 GHz (L-G = 180 nm), significantly better than industry-standardGaAs and Si RF transistors; 5) good RF-switch FOM, RONCOFF = 110 fs; and 6) low noise figure, NFmin = 1.36 dB (f = 28 GHz) and 0.4 dB (f = 5 GHz), all at SoC-compatible voltages. We further demonstrate GaN transistor innovations all integrated on 300 mm Si(111) wafer, including depletion-mode GaN nMOS transistor with high I-D = 1.8 mA/mu m; GaN Schottky gate transistor producing high saturated power of 20 dBm (80 mu m width) with peak PAE = 57% at 28 GHz; low leakage compact cascode and multigate GaN transistors; and GaN Schottky diodes with ultralow C-OFF for electrostatic discharge (ESD) protection. The layer-transferred Si transistors, monolithically stacked on top of the GaN transistors by 300 mm 3-D layer transfer, show high drive current performance: 1.0 mA/mu m (Si nMOS) and 0.5 mA/mu m (Si pMOS). Such a monolithic 3-D Monolithic integration of GaN and Si transistors enables full integration of energy-efficient, truly compact power delivery and RF solutionswith CMOS digital signal processing, logic computation and control, memory, and analog circuitries.
引用
收藏
页码:5306 / 5314
页数:9
相关论文
共 50 条
  • [41] 300mm Heterogeneous 3D Integration of Record Performance Layer Transfer Germanium PMOS with Silicon NMOS for Low Power High Performance Logic Applications
    Rachmady, W.
    Agrawal, A.
    Sung, S. H.
    Dewey, G.
    Chouksey, S.
    Chu-Kung, B.
    Elbaz, G.
    Fischer, P.
    Huang, C. Y.
    Jun, K.
    Krist, B.
    Metz, M.
    Michaelos, T.
    Mueller, B.
    Oni, A. A.
    Paul, R.
    Phan, A.
    Sears, P.
    Talukdar, T.
    Torres, J.
    Turkot, R.
    Wong, L.
    Yoo, H. J.
    Kavalieros, J.
    2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
  • [42] First demonstration of a CMOS over CMOS 3D VLSI CoolCube™ integration on 300mm wafers
    Brunet, L.
    Batude, P.
    Fenouillet-Beranger, C.
    Besombes, P.
    Hortemel, L.
    Ponthenier, F.
    Previtali, B.
    Tabone, C.
    Royer, A.
    Agraffeil, C.
    Euvrard-Colnat, C.
    Seignard, A.
    Morales, C.
    Fournel, F.
    Benaissa, L.
    Signamarcheix, T.
    Besson, P.
    Jourdan, M.
    Kachtouli, R.
    Benevent, V.
    Hartmann, J. -M.
    Comboroure, C.
    Allouti, N.
    Posseme, N.
    Vizioz, C.
    Arvet, C.
    Barnola, S.
    Kerdiles, S.
    Baud, L.
    Pasini, L.
    Lu, C. -M. V.
    Deprat, F.
    Toffoli, A.
    Romano, G.
    Guedj, C.
    Delaye, V.
    Boeuf, F.
    Faynot, O.
    Vinet, M.
    2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2016,
  • [43] Characterization of nano-meter scale roughness of CVD silicon and silicon dioxide films for 3-D device integration
    Ilhan, HT
    Nasrullah, J
    Linscott, I
    Tyler, GL
    2003 THIRD IEEE CONFERENCE ON NANOTECHNOLOGY, VOLS ONE AND TWO, PROCEEDINGS, 2003, : 539 - 542
  • [44] A Multi-wavelength 3D-compatible Silicon Photonics Platform on 300mm SOI wafers for 25Gb/s Applications
    Boeuf, F.
    Cremer, S.
    Vulliet, N.
    Pinguet, T.
    Mekis, A.
    Masini, G.
    Verslegers, L.
    Sun, P.
    Ayazi, A.
    Hon, N. -K.
    Sahni, S.
    Chi, Y.
    Orlando, B.
    Ristoiu, D.
    Farcy, A.
    Leverd, F.
    Broussous, L.
    Pelissier-Tanon, D.
    Richard, C.
    Pinzelli, L.
    Beneyton, R.
    Gourhant, O.
    Gourvest, E.
    Le-Friec, Y.
    Monnier, D.
    Brun, P.
    Guillermet, M.
    Benoit, D.
    Haxaire, K.
    Manouvrier, J. R.
    Jan, S.
    Petiton, H.
    Carpentier, J. F.
    Quemerais, T.
    Durand, C.
    Gloria, D.
    Fourel, M.
    Battegay, F.
    Sanchez, Y.
    Batail, E.
    Baron, F.
    Delpech, P.
    Salager, L.
    De Dobbelaere, P.
    Sautreuil, B.
    2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
  • [45] 3-D EFFECTS IN EMITTER-BASE JUNCTIONS IN ADVANCED SILICON BIPOLAR-TRANSISTORS
    JOSQUIN, WJMJ
    VANDIJK, J
    HURKX, GAM
    KNUVERS, MPG
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (11) : 2630 - 2631
  • [46] 3-D Simulator of Laser Crystallization for Polycrystalline-Silicon Thin-Film Transistors
    Matsuki, Kuniaki
    Kimura, Mutsumi
    Ishihara, Ryoichi
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2012, 25 (04) : 650 - 656
  • [47] Development of Embedded Redistribution Layer-Based Silicon Interposer for 3-D Integration
    Qiu, Yang
    Yue, Shichao
    Moussa, Walied A.
    Mousavi, Pedram
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (03): : 399 - 409
  • [48] Wideband Impedance Model for Coaxial Through-Silicon Vias in 3-D Integration
    Liang, Feng
    Wang, Gaofeng
    Zhao, Deshuang
    Wang, Bing-Zhong
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (08) : 2498 - 2504
  • [49] Energy Release Rate Estimation for Through Silicon Vias in 3-D IC Integration
    Hsieh, Ming-Che
    Wu, Sheng-Tsai
    Wu, Chung-Jung
    Lau, John H.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (01): : 57 - 65
  • [50] Integration of TSVs, wafer thinning and backside passivation on full 300mm CMOS wafers for 3D applications
    Jourdain, Anne
    Buisson, Thibault
    Phommahaxay, Alain
    Redolfi, Augusto
    Thangaraju, Sarasvathi
    Travaly, Youssef
    Beyne, Eric
    Swinnen, Bart
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1122 - 1125