共 50 条
- [32] 50 nm DrGaN in 3D monolithic GaN MOSHEMT and Silicon PMOS process on 300 mm GaN-on-Si(111) Power Electronic Devices and Components, 2025, 10
- [33] Grinding and mixed silicon copper CMP of stacked patterned wafers for 3D integration ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 275 - +
- [34] High Performance Mixed Signal Circuits Enabled by the Direct Monolithic Heterogeneous Integration of InP HBT and Si CMOS on a Silicon Substrate 2010 IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM (CSICS), 2010,
- [36] Electrical Modeling and Characterization of Silicon-Core Coaxial Through-Silicon Vias in 3-D Integration IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (08): : 1336 - 1343
- [37] 3-D Packaging and Integration of High-Density Tantalum Capacitors on Silicon IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (08): : 1466 - 1472
- [38] High density vertical interconnects for 3-D integration of silicon integrated circuits 56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 399 - +
- [39] Modeling Annular Through-Silicon Via Pairs in 3-D Integration 2015 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2015,
- [40] Reliability Challenges of Through-Silicon-Via (TSV) Stacked Memory Chips for 3-D Integration: from Transistors to Packages PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2013,