Gallium Nitride and Silicon Transistors on 300 mm Silicon Wafers Enabled by 3-D Monolithic Heterogeneous Integration

被引:41
|
作者
Then, Han Wui [1 ]
Radosavljevic, Marko [1 ]
Jun, Kimin [1 ]
Koirala, Pratik [1 ]
Krist, Brian [1 ]
Talukdar, Tushar [1 ]
Thomas, Nicole [1 ]
Fischer, Paul [1 ]
机构
[1] Intel Corp, Components Res, Technol Dev, Hillsboro, OR 97124 USA
关键词
300 mm silicon; 3-D monolithic integration; gallium nitride; high-k dielectric; silicon CMOS; DEVICES; HEMTS;
D O I
10.1109/TED.2020.3034076
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We demonstrate industry's first 300 mm GaN transistor technology and 3-D monolithic heterogeneous integration with Si transistors, enabled by 300 mm GaN metal-organic chemical vapor deposition (MOCVD) epitaxy and 300 mm 3-D layer transfer. The 300 mm GaN technology is a high-k dielectric enhancement-mode GaN nMOS transistor technology on Si(111) substrate. It is capable of excellent characteristics and figure-of-merits (FOM) for realizing energy-efficient, compact power-delivery and RF front-end components such as power-amplifiers, low-noise amplifiers, and RF-switches. Our GaN nMOS transistors show e-mode operation with: 1) high I-D,I-max = 1.5 mA/mu m; 2) low R-ON of 610 Omega - mu m (L-G = 50 nm); 3) low I-OFF of 100 pA/mu m (L-G = 180 nm), which are significant improvements over GaN HEMT; 4) excellent RF performance: f(T) = 190 GHz, f(MAX) = 300 GHz, power-added efficiency (PAE) = 56% (L-G = 50 nm) at mmwave frequency 28 GHz, and PAE = 77% at 5 GHz (L-G = 180 nm), significantly better than industry-standardGaAs and Si RF transistors; 5) good RF-switch FOM, RONCOFF = 110 fs; and 6) low noise figure, NFmin = 1.36 dB (f = 28 GHz) and 0.4 dB (f = 5 GHz), all at SoC-compatible voltages. We further demonstrate GaN transistor innovations all integrated on 300 mm Si(111) wafer, including depletion-mode GaN nMOS transistor with high I-D = 1.8 mA/mu m; GaN Schottky gate transistor producing high saturated power of 20 dBm (80 mu m width) with peak PAE = 57% at 28 GHz; low leakage compact cascode and multigate GaN transistors; and GaN Schottky diodes with ultralow C-OFF for electrostatic discharge (ESD) protection. The layer-transferred Si transistors, monolithically stacked on top of the GaN transistors by 300 mm 3-D layer transfer, show high drive current performance: 1.0 mA/mu m (Si nMOS) and 0.5 mA/mu m (Si pMOS). Such a monolithic 3-D Monolithic integration of GaN and Si transistors enables full integration of energy-efficient, truly compact power delivery and RF solutionswith CMOS digital signal processing, logic computation and control, memory, and analog circuitries.
引用
收藏
页码:5306 / 5314
页数:9
相关论文
共 50 条
  • [31] X3D: Heterogeneous Monolithic 3D Integration of "X" (Arbitrary) Nanowires: Silicon, III-V, and Carbon Nanotubes
    Kanhaiya, Pritpal S.
    Stein, Yosi
    Lu, Wenjie
    del Alamo, Jesus A.
    Shulaker, Max M.
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2019, 18 : 270 - 273
  • [32] 50 nm DrGaN in 3D monolithic GaN MOSHEMT and Silicon PMOS process on 300 mm GaN-on-Si(111)
    Then, Han Wui
    Radosavljevic, M.
    Bader, S.
    Zubair, A.
    Vora, H.
    Koirala, P.
    Beumer, M.
    Nordeen, P.
    Vyatskikh, A.
    Hoff, T.
    Peck, J.
    Desai, N.
    Krishnamurthy, H.
    Yu, J.
    Ravichandran, K.
    Fischer, P.
    Power Electronic Devices and Components, 2025, 10
  • [33] Grinding and mixed silicon copper CMP of stacked patterned wafers for 3D integration
    De Munck, Koen
    Vaes, Jan
    Bogaerts, Lieve
    De Moor, Piet
    Van Hoof, Chris
    Swinnen, Bart
    ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 275 - +
  • [34] High Performance Mixed Signal Circuits Enabled by the Direct Monolithic Heterogeneous Integration of InP HBT and Si CMOS on a Silicon Substrate
    Kazior, T. E.
    LaRoche, J. R.
    Urteaga, M.
    Bergman, J.
    Choe, M. J.
    Lee, K. J.
    Seong, T.
    Seo, M.
    Yen, A.
    Lubyshev, D.
    Fastenau, J. M.
    Liu, W. K.
    Smith, D.
    Clark, D.
    Thompson, R.
    Bulsara, M. T.
    Fitzgerald, E. A.
    Drazek, C.
    Guiot, E.
    2010 IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM (CSICS), 2010,
  • [35] High-Performance Atomic-Layer-Deposited Indium Oxide 3-D Transistors and Integrated Circuits for Monolithic 3-D Integration
    Si, Mengwei
    Lin, Zehao
    Chen, Zhizhong
    Ye, Peide D.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (12) : 6605 - 6609
  • [36] Electrical Modeling and Characterization of Silicon-Core Coaxial Through-Silicon Vias in 3-D Integration
    Qian, Libo
    Xia, Yinshui
    He, Xitao
    Qian, Kefang
    Wang, Jian
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (08): : 1336 - 1343
  • [37] 3-D Packaging and Integration of High-Density Tantalum Capacitors on Silicon
    Spurney, Robert Grant
    Sharma, Himani
    Raj, Pulugurtha Markondeya
    Tummala, Rao
    Lollis, Naomi
    Weaver, Mitch
    Romig, Matt
    Gandhi, Saumya
    Brumm, Holger
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (08): : 1466 - 1472
  • [38] High density vertical interconnects for 3-D integration of silicon integrated circuits
    Bower, C. A.
    Malta, D.
    Temple, D.
    Robinson, J. E.
    Coffman, P. R.
    Skokan, M. R.
    Welch, T. B.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 399 - +
  • [39] Modeling Annular Through-Silicon Via Pairs in 3-D Integration
    Chen, Aobo
    Liang, Feng
    Wang, Gaofeng
    Wang, Bing-Zhong
    2015 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2015,
  • [40] Reliability Challenges of Through-Silicon-Via (TSV) Stacked Memory Chips for 3-D Integration: from Transistors to Packages
    Son, Ho-Young
    Lee, Woong-Sun
    Noh, Seung-Kwon
    Suh, Min-Suk
    Oh, Jae-Sung
    Kim, Nam-Seog
    PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2013,