Efficient co-processor utilization in database query processing

被引:24
|
作者
Bress, Sebastian [1 ]
Beier, Felix [2 ]
Rauhe, Hannes [2 ,3 ]
Sattler, Kai-Uwe [2 ]
Schallehn, Eike [1 ]
Saake, Gunter [1 ]
机构
[1] Univ Magdeburg, D-39016 Magdeburg, Germany
[2] Ilmenau Univ Technol, D-98684 Ilmenau, Germany
[3] SAP AG, D-69190 Walldorf, Germany
关键词
Query optimization; Learning-based decision model; Database co-processing; Modern hardware architectures; In-memory databases;
D O I
10.1016/j.is.2013.05.004
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Specialized processing units such as GPUs or FPGAs provide great opportunities to speed up database operations by exploiting parallelism and relieving the CPU. However, distributing a workload on suitable (co-)processors is a challenging task, because of the heterogeneous nature of a hybrid processor/co-processor system. In this paper, we present a framework that automatically learns and adapts execution models for arbitrary algorithms on any (co-)processor. Our physical optimizer uses the execution models to distribute a workload of database operators on available (co-)processing devices. We demonstrate its applicability for two common use cases in modern database systems. Additionally, we contribute an overview of GPU-co-processing approaches, an in-depth discussion of our framework's operator model, the required steps for deploying our framework in practice and the support of complex operators requiring multi-dimensional learning strategies. (C) 2013 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1084 / 1096
页数:13
相关论文
共 50 条
  • [41] GRAPHICS CO-PROCESSOR AND ITS DISPLAY PROCESSOR ICS.
    Queinnec, O.
    IEEE Transactions on Consumer Electronics, 1987, CE-33 (04)
  • [42] A processor-independent trace co-processor synthesis method
    Sang, Sheng-Tian
    Qiu, Shan-Qin
    Li, Xiao-Ming
    Yu, Ming-Yan
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2011, 39 (02): : 402 - 407
  • [43] A Unified Co-Processor Architecture for Matrix Decomposition
    窦勇
    周杰
    邬贵明
    姜晶菲
    雷元武
    倪时策
    Journal of Computer Science & Technology, 2010, 25 (04) : 874 - 885
  • [44] A Unified Co-Processor Architecture for Matrix Decomposition
    Yong Dou
    Jie Zhou
    Gui-Ming Wu
    Jing-Fei Jiang
    Yuan-Wu Lei
    Shi-Ce Ni
    Journal of Computer Science and Technology, 2010, 25 : 874 - 885
  • [45] Simulating and Estimating the Behavior of a Neuromorphic Co-Processor
    Schuman, Catherine D.
    Pooser, Raphael
    Mintz, Tiffany
    Adnan, Md Musabbir
    Rose, Garrett S.
    Ku, Bon Woong
    Lim, Sung Kyu
    PROCEEDINGS OF 2ND INTERNATIONAL WORKSHOP ON POST MOORE'S ERA SUPERCOMPUTING (PMES 2017), 2017, : 8 - 14
  • [46] Analysis of parallel processing effects through a co-processor in diesel engine management system
    Sohn, J.
    Hong, S.
    Park, I.
    Kwon, J.
    Lee, W.
    Sunwoo, M.
    INTERNATIONAL JOURNAL OF AUTOMOTIVE TECHNOLOGY, 2015, 16 (05) : 813 - 820
  • [47] A pattern matching co-processor for network security
    Cho, YH
    Mangione-Smith, WH
    42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, : 234 - 239
  • [48] A Multi-Algorithm Cryptographic Co-Processor
    Fronte, Daniele
    Perez, Annie
    Payrat, Eric
    IMETI 2008: INTERNATIONAL MULTI-CONFERENCE ON ENGINEERING AND TECHNOLOGICAL INNOVATION, VOL II, PROCEEDINGS, 2008, : 102 - +
  • [49] FPGA CO-PROCESSOR TARGETS EMBEDDED CONTROL
    GALLANT, J
    EDN, 1995, 40 (20) : 24 - 24
  • [50] An FPGA Co-Processor Implementation of Homomorphic Encryption
    Cousins, David Bruce
    Golusky, John
    Rohloff, Kurt
    Sumorok, Daniel
    2014 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2014,