Efficient co-processor utilization in database query processing

被引:24
|
作者
Bress, Sebastian [1 ]
Beier, Felix [2 ]
Rauhe, Hannes [2 ,3 ]
Sattler, Kai-Uwe [2 ]
Schallehn, Eike [1 ]
Saake, Gunter [1 ]
机构
[1] Univ Magdeburg, D-39016 Magdeburg, Germany
[2] Ilmenau Univ Technol, D-98684 Ilmenau, Germany
[3] SAP AG, D-69190 Walldorf, Germany
关键词
Query optimization; Learning-based decision model; Database co-processing; Modern hardware architectures; In-memory databases;
D O I
10.1016/j.is.2013.05.004
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Specialized processing units such as GPUs or FPGAs provide great opportunities to speed up database operations by exploiting parallelism and relieving the CPU. However, distributing a workload on suitable (co-)processors is a challenging task, because of the heterogeneous nature of a hybrid processor/co-processor system. In this paper, we present a framework that automatically learns and adapts execution models for arbitrary algorithms on any (co-)processor. Our physical optimizer uses the execution models to distribute a workload of database operators on available (co-)processing devices. We demonstrate its applicability for two common use cases in modern database systems. Additionally, we contribute an overview of GPU-co-processing approaches, an in-depth discussion of our framework's operator model, the required steps for deploying our framework in practice and the support of complex operators requiring multi-dimensional learning strategies. (C) 2013 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1084 / 1096
页数:13
相关论文
共 50 条
  • [21] A GRAPHICS CO-PROCESSOR AND ITS DISPLAY PROCESSOR ICS
    QUEINNEC, O
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1987, 33 (04) : 551 - 556
  • [22] Reconfigurable co-processor for software acceleration
    Electronic Product Design, 1997, 18 (11):
  • [23] A design of hardware cryptographic co-processor
    Fan, MY
    Wang, JH
    Wang, GW
    IEEE SYSTEMS, MAN AND CYBERNETICS SOCIETY INFORMATION ASSURANCE WORKSHOP, 2003, : 234 - 236
  • [24] Practical experiences with the SPARXIL co-processor
    Koch, A
    Golze, U
    THIRTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 394 - 398
  • [25] Magnonic active ring co-processor
    Balynsky, Mykhaylo
    Khivintsev, Yuri
    Kozhevnikov, Alexander
    Nikulin, Yuri
    Sakharov, Valentin
    Filimonov, Yuri
    Khitun, Alexander
    JOURNAL OF APPLIED PHYSICS, 2023, 133 (02)
  • [26] SYSTEM EMULATES CO-PROCESSOR PAIRS
    不详
    ELECTRONIC DESIGN, 1982, 30 (04) : 222 - 222
  • [27] Vector Processing Unit: A RISC-V based SIMD Co-processor for Embedded Processing
    Ali, Muhammad
    von Ameln, Matthias
    Goehringer, Diana
    2021 24TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2021), 2021, : 30 - 34
  • [28] A host/co-processor FPGA-based architecture for fast image processing
    Kalomiros, John A.
    Lygouras, John
    IDAACS 2007: PROCEEDINGS OF THE 4TH IEEE WORKSHOP ON INTELLIGENT DATA ACQUISITION AND ADVANCED COMPUTING SYSTEMS: TECHNOLOGY AND APPLICATIONS, 2007, : 373 - +
  • [29] A novel reconfigurable co-processor architecture
    Aggarwal, G
    Thaper, N
    Aggarwal, K
    Balakrishnan, M
    Kumar, S
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 370 - 375
  • [30] SECCEG: A Secure and Efficient Cryptographic Co-processor Based on Embedded GPU System
    Fan, Guang
    Zheng, Fangyu
    Dong, Jiankuo
    Lin, Jingqiang
    Gao, Lili
    Wei, Rong
    Wan, Lipeng
    WIRELESS ALGORITHMS, SYSTEMS, AND APPLICATIONS, WASA 2021, PT II, 2021, 12938 : 107 - 122