A design platform for reconfigurable architecture and its application to watermarking system

被引:0
|
作者
Dalbouchi, Roukaya [1 ]
Elhaji, Majdi [2 ]
Zitouni, Abdelkrim [3 ]
机构
[1] Univ Sfax, Lab Elect & Microelect, Sfax, Tunisia
[2] Coll Engn, Dept Elect Engn, Al Dawadmi, Shaqra, Saudi Arabia
[3] Imam Abdulrahman Bin Faisal Univ, Coll Educ Jubail, Dept Phys, POB 12020, Jubail Ind City, Saudi Arabia
关键词
Reconfigurable architecture; Dynamic reconfiguration; Partial reconfiguration; FPGA; video watermarking; METHODOLOGY; FLOW;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a novel platform for reconfigurable architecture design. This platform contains a design that allows modeling and implementation of hardware architecture. We have nominated a generic design flow for partial and dynamic reconfigurable architecture (GDF4PDR). This flow is able to support any type of application. In addition, it is compatible with the Xilinx design flow and does not require the addition of other hardware or software elements. It is based on three elements, the reconfigurable model, the application and the mapping strategy between these elements. The comparison results show that the proposed flow is more generic and characterized by a high abstraction level modelling. The aim is to offer a platform that provides a good instance of architecture that meets compromises reconfigurations/performance. To validate the proposed platform a video watermarking application has been used. Experimental results show that the proposed design flow provides an architecture with a small reconfiguration time while ensuring optimal hardware implementation in terms of resources.
引用
收藏
页码:195 / 201
页数:7
相关论文
共 50 条
  • [31] Architecture template and design flow to support application parallelism on reconfigurable platforms
    Sawitzki, S
    Spallek, RG
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 1119 - 1122
  • [32] System level modelling of reconfigurable FFT architecture for system-on-chip design
    Ahmadinia, Ali
    Ahmad, Balal
    Arslan, Tughrul
    NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2007, : 169 - +
  • [33] Reconfigurable parallel comparation architecture and its application to IP packet filters
    Aibe, N
    Yasunaga, M
    2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, : 363 - 366
  • [34] Reconfigurable Robotic System Design With Application to Cleaning and Maintenance
    Hayat, A. A.
    Yi, Lim
    Kalimuthu, M.
    Elara, M. R.
    Wood, K. L.
    JOURNAL OF MECHANICAL DESIGN, 2022, 144 (06)
  • [35] System Level Design for Embedded Reconfigurable Systems using MORPHEUS platform
    Brelet, Paul
    Grasset, Arnaud
    Bonnot, Philippe
    Ieromnimon, Frank
    Kritharidis, Dimitrios
    Voros, Nikolaos S.
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 500 - 505
  • [36] Reconfigurable DSP Block Design for Dynamically Reconfigurable Architecture
    Warrier, Rakesh
    Hao, Liang
    Zhang, Wei
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2551 - 2554
  • [37] PARS Architecture: A Reconfigurable Architecture with Generalized Execution Model - Design and Implementation of its Prototype Processor
    Tanigawa, Kazuya
    Hironaka, Tetsuo
    Kojima, Akira
    Yoshida, Noriyoshi
    IEICE Transactions on Information and Systems, 2003, E86-D (05) : 830 - 840
  • [38] PARS architecture:: A reconfigurable architecture with generalized execution model -: Design and implementation of its prototype processor
    Tanigawa, K
    Hironaka, T
    Kojima, A
    Yoshida, N
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2003, E86D (05): : 830 - 840
  • [39] Design and Implementation of Reconfigurable Architecture for Automatic Monitoring and Detection System for Tonsillitis
    Sheeba, S.
    Jeyaseelan, T.
    PROCEEDINGS OF 2019 1ST INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION AND COMMUNICATION TECHNOLOGY (ICIICT 2019), 2019,
  • [40] Application of a block-based approach in design of a reconfigurable virtual instrumentation platform
    Department of Electrical and Electronic Engineering, Kwame Nkrumah University of Science and Technology, Ghana
    不详
    Int. J. Agile Manuf., 2009, 1 (39-43):