Hardware Architecture for Advanced Image Processing

被引:0
|
作者
Grabowski, Kamil [1 ]
Napieralski, Andrzej [1 ]
机构
[1] Tech Univ Lodz, Dept Microelect & Comp Sci, PL-90924 Lodz, Poland
关键词
image analysis; multicore processing; biometrics; iris recognition; biomedical image processing; IRIS RECOGNITION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The computation speed offered by nowadays embedded systems allows combining advanced signal processing and data acquisition in dedicated architectures optimized for given applications. Such architectures can be used for 2D/3D signal analysis and reconstruction in such broad areas as: medical signal processing - tomography object reconstruction (USG, PET, CT, OCT, etc.), biomedical image analysis - automated object segmentation and diagnostic support, biometry - pattern recognition, etc. The technological advances in the scale of integration of integrated circuits as well as image acquisition and processing systems have played a major part in this trend. In particular, for medical image analysis common problems are content segmentation, analysis of selected objects, pattern estimation and storage. In the paper general architecture for advanced image processing is presented which can be adapted to specific needs, depending on intended use. This article describes a system for analysis of biometric data developed as part of the work conducted by the authors on the complete biometric identification system. Thus, the article focuses mostly on the biometrical iris identification system (1:N), chosen as an example well suited to the validation of the developed system. Several issues concerning efficient data processing using Field Programmable Arrays and Digital Signal Processors are presented on the basis of the described architecture. Algorithms computed on a desktop computer were adapted to this specialized, hardware-oriented architecture composed of Digital Signal Processors (DSPs) and Field Programmable Gate Arrays (FPGA). Obtained results are presented and the developed system is compared with some commercially-available solutions for iris recognition.
引用
收藏
页码:3626 / 3633
页数:8
相关论文
共 50 条
  • [21] A Software Controlled Hardware Acceleration Architecture for Image Processing Using an Embedded Development Board
    Paz Valverde, Mauricio
    Gonzalez Gomez, Jeferson
    2016 IEEE 36TH CENTRAL AMERICAN AND PANAMA CONVENTION (CONCAPAN XXXVI), 2016,
  • [22] Flexible hardware for fingerprint image processing
    Forts, Francisco
    Forts, Mariano
    Canto, Enrique
    Lopez, Mariano
    2007 PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2007, : 169 - +
  • [23] HARDWARE FOR VISUAL IMAGE-PROCESSING
    CHIEN, RT
    SNYDER, WE
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1975, CA22 (06): : 541 - 551
  • [24] An image processing hardware design environment
    Faroughi, N
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1225 - 1228
  • [25] Versatile Hardware Architecture of a Support Platform for Spatial Image Processing Accelerators using Xilinx SoCs
    Kurdi, Aous H.
    Grantner, Janos L.
    Abdel-Qader, Ikhlas
    INES 2021: 2021 IEEE 25TH INTERNATIONAL CONFERENCE ON INTELLIGENT ENGINEERING SYSTEMS, 2021,
  • [26] POWERFUL HARDWARE SOFTWARE ARCHITECTURE FOR A MINICOMPUTER-BASED INTERACTIVE IMAGE-PROCESSING SYSTEM
    MANNOS, JL
    PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1981, 301 : 129 - 134
  • [27] FLEXIBLE HARDWARE ARCHITECTURE FOR MULTIMEDIA COMMUNICATIONS PROCESSING
    MANDALIA, BD
    DAVIS, GT
    LANDA, RE
    VANVOORHIS, D
    ILYAS, M
    FERNANDEZ, EB
    KHOSHGOFTAAR, T
    WORLD PROSPERITY THROUGH COMMUNICATIONS, VOLS 1-3: CONFERENCE RECORD, 1989, : 961 - 965
  • [28] iDocChip: A Configurable Hardware Architecture for Historical Document Image Processing Multiresolution Morphology-based Text and Image Segmentation
    Tekleyohannes, Menbere Kina
    Rybalkin, Vladimir
    Ghaffar, Muhammad Mohsin
    Varela, Javier Alejandro
    Wehn, Norbert
    Dengel, Andreas
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2021, 49 (02) : 253 - 284
  • [29] Controlled hardware architecture for fractal image compression
    Hasanujjaman
    Biswas U.
    Naskar M.K.
    International Journal of Nano and Biomaterials, 2020, 9 (1-2) : 80 - 94
  • [30] A parallel hardware architecture for image feature detection
    Bonato, Vanderlei
    Marques, Eduardo
    Constantinides, George A.
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2008, 4943 : 137 - +