Statistical estimation of average power dissipation in sequential circuits

被引:0
|
作者
Yuan, LP
Teng, CC
Kang, SM
机构
关键词
D O I
10.1109/DAC.1997.597176
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we present a new statistical technique for estimating average power dissipation in sequential circuits. Due to the feedback mechanism, in sequential circuits power dissipation in consecutive clock cycles are temporally correlated, which violates the basic requirement of statistical mean inference procedures. We overcome this problem by using a randomness test and a sequential procedure to select a proper independence interval, which in turn is used to generate random power samples. A distribution-independent stopping criterion is applied to analyze the sample data and terminate the simulation upon achievement of the accuracy specification. The technique is successfully applied to a set of benchmark circuits.
引用
收藏
页码:377 / 382
页数:4
相关论文
共 50 条
  • [41] PAELib: A VHDL Library for Area and Power Dissipation Estimation of CMOS Logic Circuits
    Kirei, Botond Sandor
    Chereja, Verginia-Iulia-Maria
    Hintea, Sorin
    Topa, Marina Dana
    ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING, 2019, 19 (01) : 9 - 16
  • [42] Power Dissipation Analysis of Adiabatic Circuits and Active Leakage Power Estimation in Nanometer CMOS Processes
    Zhang, Weiqiang
    Su, Li
    Ye, Lifang
    Hu, Jianping
    NANOTECHNOLOGY AND COMPUTER ENGINEERING, 2010, 121-122 : 97 - 102
  • [43] Maximum power estimation for CMOS circuits using deterministic and statistical approaches
    Wang, CY
    Roy, K
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (01) : 134 - 140
  • [44] ESTIMATING POWER DISSIPATION IN VLSI CIRCUITS
    NAJM, FN
    IEEE CIRCUITS & DEVICES, 1994, 10 (04): : 11 - 19
  • [45] Power dissipation in fractal AC circuits
    Chen, Joe P.
    Rogers, Luke G.
    Anderson, Loren
    Andrews, Ulysses
    Brzoska, Antoni
    Coffey, Aubrey
    Davis, Hannah
    Fisher, Lee
    Hansalik, Madeline
    Loew, Stephen
    Teplyaev, Alexander
    JOURNAL OF PHYSICS A-MATHEMATICAL AND THEORETICAL, 2017, 50 (32)
  • [46] New statistical method for maximum power estimation in CMOS VLSI circuits
    Evmorfopoulos, N.E.
    Avaritsiotis, J.N.
    Active and Passive Electronic Components, 2000, 22 (03) : 215 - 233
  • [47] POWER DISSIPATION IN PLANAR DIGITAL CIRCUITS
    KEYES, RW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1975, SC10 (03) : 181 - 181
  • [48] Research On Power Dissipation of ERSFQ Circuits
    Chen, Liyun
    Niu, Minghui
    Li, Guanqun
    Gao, Xiaoping
    Xu, Wanning
    Ying, Liliang
    Ren, Jie
    Wang, Zhen
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2021, 31 (05)
  • [49] ESTIMATION OF POWER DISSIPATION IN CMOS COMBINATIONAL-CIRCUITS USING BOOLEAN FUNCTION MANIPULATION
    DEVADAS, S
    KEUTZER, K
    WHITE, J
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (03) : 373 - 383
  • [50] Maximum power estimation for sequential circuits using a test generation based technique
    Wang, CY
    Roy, K
    Chou, TL
    PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 229 - 232