Statistical estimation of average power dissipation in sequential circuits

被引:0
|
作者
Yuan, LP
Teng, CC
Kang, SM
机构
关键词
D O I
10.1109/DAC.1997.597176
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we present a new statistical technique for estimating average power dissipation in sequential circuits. Due to the feedback mechanism, in sequential circuits power dissipation in consecutive clock cycles are temporally correlated, which violates the basic requirement of statistical mean inference procedures. We overcome this problem by using a randomness test and a sequential procedure to select a proper independence interval, which in turn is used to generate random power samples. A distribution-independent stopping criterion is applied to analyze the sample data and terminate the simulation upon achievement of the accuracy specification. The technique is successfully applied to a set of benchmark circuits.
引用
收藏
页码:377 / 382
页数:4
相关论文
共 50 条
  • [21] Statistical delay fault coverage estimation for synchronous sequential circuits
    Pappu, L
    Bushnell, ML
    Agrawal, VD
    Mandyam-Komar, S
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 12 (03): : 239 - 254
  • [22] POWER ESTIMATION METHODS FOR SEQUENTIAL LOGIC-CIRCUITS
    TSUI, CY
    MONTEIRO, J
    PEDRAM, M
    DEVADAS, S
    DESPAIN, AM
    LIN, B
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (03) : 404 - 416
  • [23] ALPS: A peak power estimation tool for sequential circuits
    Corno, F
    Rebaudengo, M
    Reorda, MS
    Violante, M
    NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 350 - 353
  • [24] An effective algorithm for average power estimation of CMOS sequential circuit
    Li, YP
    Tang, PS
    Zhao, WQ
    CHINESE JOURNAL OF ELECTRONICS, 2003, 12 (01): : 65 - 70
  • [25] Sequence compaction for fast simulating average power dissipation of CMOS circuits: Theory and practice
    Luo, Zu-Ying
    Min, Ying-Hua
    Yang, Shi-Yuan
    Jisuanji Xuebao/Chinese Journal of Computers, 2001, 24 (10): : 1034 - 1043
  • [26] Monte-Carlo approach for power estimation in sequential circuits
    Saxena, V
    Najm, FN
    Hajj, IN
    EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 416 - 420
  • [27] Estimation of maximum power for sequential circuits considering spurious transitions
    Wang, CY
    Roy, K
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 746 - 751
  • [28] New approach on power estimation of CMOS sequential logic circuits
    Zhu, Ning
    Zhou, Run-de
    Yang, Xing-zi
    International Conference on Solid-State and Integrated Circuit Technology Proceedings, 1998, : 488 - 491
  • [29] Analytical models for RTL power estimation of combinational and sequential circuits
    Gupta, S
    Najm, FN
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (07) : 808 - 814
  • [30] A new approach on power estimation of CMOS sequential logic circuits
    Zhu, N
    Zhou, RD
    Yang, XZ
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 488 - 491