A 5-GHz CMOS double-quadrature receiver front-end with single-stage quadrature generator

被引:17
|
作者
Wu, CY [1 ]
Chou, CY [1 ]
机构
[1] Natl Chiao Tung Univ, Inst Elect, Integrated Circuite & Syst Lab, Hsinchu 300, Taiwan
关键词
CMOS technology; double-quadrature architecture; IEEE; 802.11a; low-noise amplifier; quadrature generator; quadrature voltage-controlled oscillator; radio frequency; receiver;
D O I
10.1109/JSSC.2003.822779
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 5-GHz CMOS double-quadrature front-end receiver for wireless LAN application is proposed. In the receiver, a one-stage RLC phase shifter is used to generate quadrature RF signals. Implemented in 0.18 mum CMOS technology, the receiver chip can achieve 50.6-dB image rejection with power dissipation of 22.4 mW at 1.8-V voltage supply.
引用
收藏
页码:519 / 521
页数:3
相关论文
共 50 条
  • [31] A CMOS 5GHz image-reject receiver front-end architecture
    Ozis, Dicle
    Paramesh, Jeyanandh
    Allstot, David J.
    2007 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2007, : 321 - +
  • [32] A 0.18μm CMOS single-inductor single-stage quadrature frontend for GNSS receiver附视频
    李兵
    庄奕琪
    韩业奇
    邢晓岭
    李振荣
    龙强
    半导体学报, 2011, (09) : 99 - 105
  • [33] A low power 35 GHz CMOS UWB receiver front-end
    Li Weinan
    Huang Yumei
    Hong Zhiliang
    JOURNAL OF SEMICONDUCTORS, 2009, 30 (03)
  • [34] A CMOS 77-GHz Receiver Front-End for Automotive Radar
    Viet Hoang Le
    Hoa Thai Duong
    Anh Trong Huynh
    Ta, Chien M.
    Zhang, Fan
    Evans, Robin J.
    Skafidas, Efstratios
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2013, 61 (10) : 3783 - 3793
  • [35] A 1 V 1.1 GHz CMOS integrated receiver front-end
    Cheng, WC
    Chan, CF
    Pun, KP
    Choy, CS
    PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 325 - 328
  • [36] A 3.1-8 GHz CMOS UWB Front-End Receiver
    Meaamar, Ali
    Boon, Chirn Chye
    Shi Xiaomeng
    Meng, Lim Wei
    Seng, Yeo Kiat
    Anh, Do Manh
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1556 - 1559
  • [37] A 60-GHz CMOS receiver front-end with frequency synthesizer
    Mitomo, Toshiya
    Fujimoto, Ryuichi
    Ono, Naoko
    Tachibana, Ryoichi
    Hoshino, Hiroaki
    Yoshihara, Yoshiaki
    Tsutsumi, Yukako
    Seto, Ichiro
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) : 1030 - 1037
  • [38] 5-GHz optical front-end for active pixel applications in standard 0.35-μm CMOS
    Li, Mengxiong
    Hayes-Gill, Barrie
    Clark, Matt
    Pitter, Mark
    Somekh, Mike
    Harrison, Ian
    SILICON PHOTONICS II, 2007, 6477
  • [39] A 5-GHz CMOS front-end circuit with low power, low noise and variable gain for WLAN applications
    Lin, M
    Li, YM
    Chen, HY
    2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 280 - 283
  • [40] A 2.4 GHz CMOS low-IF receiver front-end for WLAN applications
    Lu, Y
    Huang, KH
    Wang, CK
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2002, 32 (03) : 211 - 217