A 10-Bit 50-MS/s 11.9μW SAR ADC with CM Biased Capacitor Switching Method

被引：0
|
作者：
Naidu, Pragada V. Satya Challayya [1 ]
Chaudhary, Priyanka [1 ]
Anudeep, Manchikatla [1 ]
Kumar, Ashish [1 ]
机构：
[1] Amity Univ, Dept Elect & Commun Engn, Noida, Uttar Pradesh, India
来源：
2016 INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT), VOL 1 | 2016年
关键词：
SAR; ADC; DAC; SNDR; INL; DNL; FOM etc;
D O I：
暂无
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
SAR ADC architecture is mainly based on the CMOS technology and Op-amp free. In this paper, designed a SAR ADC with 10 Bit 50MS/s using CM biased Switching Method in 180nm CMOS technology. The ADC is analyzed using Nodal Analysis method and calculated different dynamic parameters like ENOB, SNDR, INL, DNL, FOM etc. These are simulated using HSPICE, Spice Explorer, CSCOPE and MATLAB software's. Simulation results says that the ADC consumes 11.89 mu W at sampling frequency rate of 50MS/s. The Effective number of Bits (ENOB) is 9.65, Signal to noise and distortion(SINAD) is 59.89 dB and Figure of Merit of ADC is 8.9 fJ/conversion per 1.8 V.
引用
收藏
页码：540 / 545
页数：6
相关论文
共 50 条
  • [1] A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure
    Liu, Chun-Cheng
    Chang, Soon-Jyh
    Huang, Guan-Ying
    Lin, Ying-Zu
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (04) : 731 - 740
  • [2] A 10-bit 50-MS/s Asynchronous SAR ADC in 65nm CMOS
    Zhao, Jiecheng
    Huang, Zhixiang
    Hou, Xueshi
    2022 IEEE 14TH INTERNATIONAL CONFERENCE ON ADVANCED INFOCOMM TECHNOLOGY (ICAIT 2022), 2022, : 225 - 229
  • [3] A 10-bit 50-MS/s SAR ADC for Dual-Voltage Domain Portable Systems
    Tsai, Wei-Hao
    Kuo, Che-Hsun
    Chang, Soon-Jyh
    Lo, Li-Tse
    Wu, Ying-Cheng
    Chen, Chun-Jen
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2425 - 2428
  • [4] A 10-bit 50-MS/s redundant SAR ADC with split capacitive-array DAC
    Amir Arian
    Mehdi Saberi
    Saied Hosseini-Khayat
    Reza Lotfi
    Yusuf Leblebici
    Analog Integrated Circuits and Signal Processing, 2012, 71 : 583 - 589
  • [5] A 10-bit 50-MS/s redundant SAR ADC with split capacitive-array DAC
    Arian, Amir
    Saberi, Mehdi
    Hosseini-Khayat, Saied
    Lotfi, Reza
    Leblebici, Yusuf
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 71 (03) : 583 - 589
  • [6] A 10-bit 50-MS/s pipelined ADC with opamp cuffent reuse
    Ryu, Seung-Tak
    Song, Bang-Sup
    Bacrania, Kantilal
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (03) : 475 - 485
  • [7] A 10-bit 150MS/s SAR ADC with a Novel Capacitor Switching Scheme
    Mei, Fengyi
    Shu, Yujun
    Yu, Youling
    2017 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE & COMMUNICATION TECHNOLOGY (CICT), 2017,
  • [8] A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS Process
    Liu, Chun-Cheng
    Chang, Soon-Jyh
    Huang, Guan-Ying
    Lin, Yin-Zu
    2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 236 - 237
  • [9] A Low-Power 10-bit 50-MS/s SAR ADC Using a Parasitic-Compensated Split-Capacitor DAC
    Guo, Wei
    Mirabbasi, Shahriar
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1275 - 1278
  • [10] A 10-bit, 50-MS/s Cyclic and SAR Combined Two-stage ADC with Gain Error Calibration
    Park, Cheonwi
    Lee, Byung-geun
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2019, 19 (06) : 585 - 593
12345