HIGH GAIN AND LOW POWER DESIGN OF PREAMPLIFIER FOR CMOS COMPARATOR

In this paper, a low power and low noise pre-amplifier is designed for Analog to Digital Converter (ADC) operating with 1.2 V power supply. The pre-amplification technique is based on differential pair with cascode stage which provides very low power. The goal of achieving high gain and low power is achieved by operating the circuit in differential mode to get maximum gate to source voltage. The gain of feedback loop also helps to attain high gain. The proposed pre-amplifier is simulated in 90nm CMOS technology. The open loop DC gain of proposed pre-amplifier is 32 dB, the gain bandwidth product is 108 kHz with a phase margin of 62 degrees. The power consumption of proposed pre-amplifier is 3.3 mu W for 1.2 V power supply.