A Low Power Low Latency Comparator for Ramp ADC in CMOS Imagers

被引：0

作者：

Kaur, Amandeep ^{[1
]}

Sarkar, Mukul ^{[1
]}

机构：

[1] Indian Inst Technol Delhi, Dept Elect Engn, Delhi, India

来源：

2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2016年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A low latency and a low power comparator is presented in this paper. The concept of current aiding at the output nodes of SR latch is proposed to enhance the switching speed of the comparator. The current flowing through the output nodes of regenerative latch is sensed and the amplified difference of these two currents is applied to the output nodes of SR latch. The circuit is designed and simulated in UMC 180 nm CMOS technology. Circuit consumes total power of 4.289 mu W while operating at the clock frequency of 20 MHz. Measurement results proved that the designed comparator requires maximum of three clock cycles to perform switching for the input range 250-850 mV.

引用

页码：1466 / 1469

页数：4

共 50 条

[1] A LOW OFFSET COMPARATOR FOR HIGH SPEED LOW POWER ADC
Zhu, Zhangming
Wang, Weitie
Guan, Yuheng
Liu, Shubin
Xiao, Yu
Liu, Lianxi
Yang, Yintang
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (07)
[2] A novel low offset low power CMOS dynamic comparator
Gandhi, Priyesh P.
Devashrayee, N. M.
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 96 (01) : 147 - 158
[3] A novel low offset low power CMOS dynamic comparator
Priyesh P. Gandhi
N. M. Devashrayee
Analog Integrated Circuits and Signal Processing, 2018, 96 : 147 - 158
[4] Reduced comparator high speed low power ADC using 90 nm CMOS technology
Manish Goswami
Dharmendra Mani Varma
B. R. Saloni
Analog Integrated Circuits and Signal Processing, 2013, 74 : 267 - 278
[5] Reduced comparator high speed low power ADC using 90 nm CMOS technology
Goswami, Manish
Varma, Dharmendra Mani
Saloni
Singh, B. R.
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 74 (01) : 267 - 278
[6] Low power, variable supply CMOS comparator
Parlak, M
Gürbüz, Y
PROCEEDINGS OF THE IEEE 12TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE, 2004, : 140 - 143
[7] A low input, low-power dissipation CMOS ADC
Wang, Biye
He, Lili
Jones, Morris
ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 383 - +
[8] Design of Low Power and Improved tlatch Comparator for SAR ADC
Sharuddin, Iffa
Lee, L.
2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 631 - 634
[9] ACCURATE LOW-POWER CMOS AUTOZEROED COMPARATOR
BAGGINI, B
MALOBERTI, F
ELECTRONICS LETTERS, 1992, 28 (10) : 916 - 918
[10] Low Power Comparator with Offset Cancellation Technique for Flash ADC
Nasrollahpour, M.
Sreekumar, R.
Hamedi-Hagh, S.
2017 14TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2017,

← 1 2 3 4 5 →