Effects of 3D Via and Die Attach on Power Integrity of a Packaged IC

被引：0
|
作者：
Lin, Yi-Chieh [1 ]
Lin, Yu-Chih [1 ]
Horng, T. -S. [1 ]
Hwang, Lih-Tyng [1 ]
机构：
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung, Taiwan
来源：
2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012) | 2012年
关键词：
Ceramics; through vias; power integrity;
D O I：
暂无
中图分类号：
TN [电子技术、通信技术];
学科分类号：
0809 ;
摘要：
In this paper, we first investigated the effects of 3D single and multi-via(s) on power integrity of a packaged IC. Backside vias have been an essential element in MMIC technology. This paper analyzed and characterized single and multiple backside via(s). The results of this investigation can be used as a design guideline for the now very popular Through Silicon Via (TSV) technology. We also investigated how die attach techniques (vias with silver epoxy or vias with blanket Cu) affected the distribution of return ground currents. We mainly wanted to know if silver epoxy can be adequately applied in millimeter wave frequencies. This study will offer insights to future package designs that employ Cu-to-Cu bonding technology.
引用
收藏
页码：277 / 279
页数：3
相关论文
共 50 条
  • [31] Testing of 3D IC with minimum power using Genetic Algorithm
    Kaibartta, Tanusree
    Das, Debesh K.
    2015 10TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT), 2015, : 112 - 117
  • [32] Effects of TSV (Through Silicon Via) Interposer/Chip on the Thermal Performances of 3D IC Packaging
    Lau, John H.
    Yue, Tang Gong
    Hoe, Germaine Yen Yi
    Wu, Zhang Xiao
    Chong, Chai Tai
    Damaruganath, Pinjala
    Vaidyanathan, Kripesh
    IPACK 2009: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2009, VOL 1, 2010, : 67 - 74
  • [33] Design of Novel Through Silicon via Structures for Reduced Crosstalk Effects in 3D IC Applicationse
    Ganimidi, Mounika
    Kumar, Vobulapuram Ramesh
    INTELLIGENT COMMUNICATION, CONTROL AND DEVICES, ICICCD 2017, 2018, 624 : 599 - 605
  • [34] IC Packaging: 3D IC Technology and Methods
    Kumar, Adesh
    Verma, Gaurav
    Nath, Vijay
    Choudhury, Sushabhan
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON NANO-ELECTRONICS, CIRCUITS & COMMUNICATION SYSTEMS, 2017, 403 : 303 - 317
  • [35] Effects of Die-Attach Voids on the Thermal Impedance of Power Electronic Packages
    Singh, Sujay
    Hao, Jifa
    Hoffman, Daniel
    Dixon, Thomas
    Zedolik, Andrew
    Fazio, Joe
    Kopley, Thomas E.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (10): : 1608 - 1616
  • [36] Test Impact on the Overall Die-to-Wafer 3D Stacked IC Cost
    Taouil, Mottaqiallah
    Hamdioui, Said
    Beenakker, Kees
    Marinissen, Erik Jan
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (01): : 15 - 25
  • [37] Fault and self-repair for high reliability in die-to-die interconnection of 2.5D/3D IC
    Song, Renhao
    Zhang, Junqin
    Zhu, Zhanqi
    Shan, Guangbao
    Yang, Yintang
    MICROELECTRONICS RELIABILITY, 2024, 158
  • [38] Test Impact on the Overall Die-to-Wafer 3D Stacked IC Cost
    Mottaqiallah Taouil
    Said Hamdioui
    Kees Beenakker
    Erik Jan Marinissen
    Journal of Electronic Testing, 2012, 28 : 15 - 25
  • [39] Power Integrity Optimization of 3D Chips Stacked Through TSVs
    Ahmad, Waqar
    Zheng, Li-Rong
    Weeraseker, Roshan
    Chen, Qiang
    Weldezion, Awet Yemane
    Tenhunen, Hannu
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2009, : 105 - 108
  • [40] Power and signal integrity design of TSV in 3D ring oscillator
    Yepremyan, Lia (ylia@synopsys.com), 2016, Institute of Electrical and Electronics Engineers Inc., United States
12345