A 130-nm CMOS 100-Hz-6-GHz Reconfigurable Vector Signal Analyzer and Software-Defined Receiver

被引：27

作者：

Goel, Ankush ^{[1
]}

Analui, Behnam ^{[2
]}

Hashemi, Hossein ^{[2
]}

机构：

[1] MediaTek USA, San Jose, CA 95134 USA

[2] Univ So Calif, Dept Elect Engn Electrophys, Los Angeles, CA 90089 USA

来源：

IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES | 2012年 / 60卷 / 05期

关键词：

CMOS; receiver; RF; wideband; RADIO RECEIVER; NOISE; TUNER;

D O I：

10.1109/TMTT.2012.2190091

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A monolithic 100-Hz-6-GHz reconfigurable vector signal analyzer (VSA) and software-defined receiver (SDR), following a two-step up-down conversion heterodyne scheme with robustness to various wideband interference scenarios and local oscillator (LO) harmonic mixing, is presented. The 130-nm CMOS chip does not require external filters or baseband processing to reduce the effect of interferences or LO harmonics. The receiver has tunable gain from -67 to 68 dB in steps of 0.5 dB, and tunable bandwidth from 0.4 to 11 MHz in steps of 0.5 MHz. The receiver sensitivity at the maximum gain is -82 dBm. A monolithic VSA/SDR enables various commercial and military wireless solutions.

引用

页码：1375 / 1389

页数：15

共 33 条

[1] An 800-MHz-6-GHz software-defined wireless receiver in 90-nm CMOS
Bagheri, Rahim
Mirzaei, Ahmad
Chehrazi, Saeed
Heidari, Mohammad E.
Lee, Minjae
Mikhemar, Mohyee
Tang, Wai
Abidi, Asad A.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (12) : 2860 - 2876
[2] A 100MHz-2GHz Wireless Receiver in 40-nm CMOS for Software-Defined Radio
Peng, Y.
Liu, Y.
Yang, F.
Zhang, X. L.
Yu, X. P.
Lu, Z. H.
Lim, W. M.
2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
[3] A 50 MHz-6 GHz, 2 x 2 MIMO, Reconfigurable Architecture, Software-Defined Radio in 130nm CMOS
Analui, Behnam
Mercer, Timothy
Mandegaran, Sam
Goel, Ankush
Hashemi, Hossein
2014 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2014, : 329 - 332
[4] A 130nm Low power Software-Defined radio receiver
Bousseaud, Pierre
Novakov, Emil
Fournier, Jean-Michel
2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012), 2012, : 1022 - 1024
[5] A 0.1–4 GHz SDR receiver with reconfigurable 10–100 MHz signal bandwidth in 65 nm CMOS
Xinwang Zhang
Baoyong Chi
Meng Cao
Ling Fu
Zhaokang Xia
Yun Yin
Hongxing Feng
Xing Zhang
Patrick Chiang
Zhihua Wang
Analog Integrated Circuits and Signal Processing, 2013, 77 : 567 - 582
[6] Two 24 GHz Receiver Front-ends in 130-nm CMOS using SOP Technology
Tormanen, Markus
Sjoland, Henrik
RFIC: 2009 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2009, : 503 - 506
[7] Reconfigurable Active-RC LPF with Self-Adaptive Bandwidth Calibration for Software-Defined Radio in 130 nm CMOS
Li, Songting
Chen, Lihu
Zhao, Yong
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1313 - 1315
[8] A 0.1∼4GHz Receiver and 0.1∼6GHz Transmitter with Reconfigurable 10∼100MHz Signal Bandwidth in 65nm CMOS
Zhang, Xinwang
Yin, Yun
Cao, Meng
Sun, Zhigang
Fu, Ling
Xia, Zhaokang
Feng, Hongxing
Zhang, Xing
Chi, Baoyong
Xu, Ming
Wang, Zhihua
2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
[9] A 2-mm2 0.1-5 GHz Software-Defined Radio Receiver in 45-nm Digital CMOS
Giannini, Vito
Nuzzo, Pierluigi
Soens, Charlotte
Vengattaramane, Kameswaran
Ryckaert, Julien
Goffioul, Michael
Debaillie, Bjorn
Borremans, Jonathan
Van Driessche, Joris
Craninckx, Jan
Ingels, Mark
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) : 3486 - 3498
[10] A 0.1-4 GHz SDR receiver with reconfigurable 10-100 MHz signal bandwidth in 65 nm CMOS
Zhang, Xinwang
Chi, Baoyong
Cao, Meng
Fu, Ling
Xia, Zhaokang
Yin, Yun
Feng, Hongxing
Zhang, Xing
Chiang, Patrick
Wang, Zhihua
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 77 (03) : 567 - 582

← 1 2 3 4 →