Modeling of Tunnel Field Effect Transistor - the impact of construction parameters

被引：0
|
作者：
Wisniewski, Piotr [1 ]
Majkusiak, Bogdan [1 ]
机构：
[1] Warsaw Univ Technol, Inst Microelect & Optoelect, Koszykowa 75, PL-00662 Warsaw, Poland
来源：
ELECTRON TECHNOLOGY CONFERENCE 2016 | 2016年 / 10175卷
关键词：
semiconductor devices; tunnel transistor; interband tunneling;
D O I：
10.1117/12.2261752
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The aim of the work is to present a theoretical model of tunnel field effect transistor and to investigate the influence of the TFET's construction parameters on the current-voltage characteristics. The solution to the problem of electrostatics in the structure is based on the numerical solution of two-dimensional Poisson equation and the electron and hole continuity equations. The tunneling process has been taken into account by a non-local interband generation model. Output and transfer characteristics of the double gate TFET were generated.
引用
收藏
页数：9
相关论文
共 50 条
  • [31] Modeling the impact of junction angles in tunnel field-effect transistors
    Kao, Kuo-Hsing
    Verhulst, Anne S.
    Vandenberghe, William G.
    Soree, Bart
    Groeseneken, Guido
    De Meyer, Kristin
    SOLID-STATE ELECTRONICS, 2012, 69 : 31 - 37
  • [32] Modeling of Graphene Nanoribbon Tunnel Field Effect Transistor in Verilog-A for Digital Circuit Design
    Fahad, Md
    Zhao, Zhou
    Srivastava, Ashok
    Peng, Lu
    PROCEEDINGS OF 2016 IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2016, : 1 - 5
  • [33] Impact of Switching Voltage on Complementary Steep-Slope Tunnel Field Effect Transistor Circuits
    Kato, Kimihiko
    Tanamoto, Tetsufumi
    Mori, Takahiro
    Morita, Yukinori
    Matsukawa, Takashi
    Takenaka, Mitsuru
    Takagi, Shinichi
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (09) : 3876 - 3882
  • [34] Impact of interface trap charge and temperature on the performance of epitaxial layer tunnel field effect transistor
    Debnath, Radhe Gobinda
    Baishya, Srimanta
    MICROELECTRONICS JOURNAL, 2022, 120
  • [35] Two-dimensional modeling the static parameters for a submicron field-effect transistor
    Zaabat, M.
    Draid, M.
    SEMICONDUCTOR PHYSICS QUANTUM ELECTRONICS & OPTOELECTRONICS, 2009, 12 (04) : 417 - 420
  • [36] Effect of Raised Buried Oxide on Characteristics of Tunnel Field Effect Transistor
    Chander, Sweta
    Sinha, Sanjeet Kumar
    SILICON, 2022, 14 (14) : 8805 - 8813
  • [37] Effect of Raised Buried Oxide on Characteristics of Tunnel Field Effect Transistor
    Sweta Chander
    Sanjeet Kumar Sinha
    Silicon, 2022, 14 : 8805 - 8813
  • [38] An analytical modeling of charge plasma based Tunnel Field Effect Transistor with impacts of gate underlap region
    Wadhwa, Girish
    Raj, Balwinder
    SUPERLATTICES AND MICROSTRUCTURES, 2020, 142 (142)
  • [39] Modeling of MoS2 Tunnel Field Effect Transistor in Verilog-A for VLSI Circuit Design
    Khan, Md Azmot Ullah
    Adesina, Naheem Olakunle
    Xu, Jian
    2021 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2021,
  • [40] Double-gate tunnel field-effect transistor: Gate threshold voltage modeling and extraction
    Li Yu-chen
    Zhang He-ming
    Hu Hui-yong
    Zhang Yu-ming
    Wang Bin
    Zhou Chun-yu
    JOURNAL OF CENTRAL SOUTH UNIVERSITY, 2014, 21 (02) : 587 - 592
12345