An evolutionary approach to automatic generation of VHDL code for low-power digital filters

被引:0
|
作者
Erba, M
Rossi, R
Liberali, V
Tettamanzi, GB
机构
[1] Univ Pavia, Dipartimento Elettr, I-27100 Pavia, Italy
[2] Univ Milan, Dipartimento Tecnol Informaz, I-26013 Crema, Italy
来源
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
An evolutionary algorithm is used to design a finite impulse response digital filter with reduced power consumption. The proposed design approach combines genetic optimization and simulation methodology, to evaluate a multi-objective fitness function which includes both the suitability of the filter transfer function and the transition activity of digital blocks. The proper choice of fitness function and selection criteria allows the genetic algorithm to perform a better search within the design space, thus exploring possible solutions which are not considered in the conventional structured design methodology. Although the evolutionary process is not guaranteed to generate a filter fully compliant to specifications in every run, experimental evidence shows that, when specifications are met, evolved filters are much better than classical designs both in terms of power consumption and in terms of area, while maintaining the same performance.
引用
收藏
页码:36 / 50
页数:15
相关论文
共 50 条
  • [31] Micromechanical filters for miniaturized low-power communications
    Nguyen, CTC
    SMART STRUCTURES AND MATERIALS 1999: SMART ELECTRONICS AND MEMS, 1999, 3673 : 55 - 66
  • [32] VLSI implementation of reconfigurable SRRC filters with automatic code generation
    Chen Shuyu
    Chen Yun
    Zhang Yang
    Zeng Xiaoyang
    Zhou Dian
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1261 - 1264
  • [33] A tool for automatic generation of RTL-Level VHDL description of RNS FIR filters
    Del Re, A
    Nannarelli, A
    Re, M
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 686 - 687
  • [34] LOW-POWER ELECTROMECHANICAL DIGITAL READOUT
    BEKE, WSM
    MIDDELHOEK, S
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1977, 23 (02) : 166 - 174
  • [35] DESIGNING LOW-POWER DIGITAL CMOS
    BLAIR, GM
    ELECTRONICS & COMMUNICATION ENGINEERING JOURNAL, 1994, 6 (05): : 229 - 236
  • [36] LOW-POWER CMOS DIGITAL DESIGN
    CHANDRAKASAN, AP
    SHENG, S
    BRODERSEN, RW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) : 473 - 484
  • [37] LOW-POWER CMOS DIGITAL DESIGN
    CHANDRAKASAN, AP
    SHENG, S
    BRODERSEN, RW
    IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (04) : 371 - 382
  • [38] Low-power digital CDMA receiver
    Liu, JS
    Chen, IH
    Tsai, YC
    Jou, SJ
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 581 - 582
  • [39] Automatic generation of VHDL code for self-timed circuits from simulink specifications
    Tranchero, Maurizio
    Reyneri, Leonardo M.
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 287 - 290
  • [40] Low-power hybrid structure of digital matched filters for direct sequence spread spectrum systems
    Lee, SW
    Park, IC
    2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PROCEEDINGS: SPEECH II; INDUSTRY TECHNOLOGY TRACKS; DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS; NEURAL NETWORKS FOR SIGNAL PROCESSING, 2003, : 685 - 688