A tool for automatic generation of RTL-Level VHDL description of RNS FIR filters

被引：11
|
作者：
Del Re, A [1 ]
Nannarelli, A [1 ]
Re, M [1 ]
机构：
[1] Univ Roma Tor Vergata, Dept Elect Engn, Rome, Italy
来源：
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS | 2004年
关键词：
D O I：
10.1109/DATE.2004.1268931
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Although digital filters based on the Residue Number System (RNS) show high performance and low power dissipation, RNS filters are not widely used in DSP systems, because of the complexity of the algorithms involved. We present a tool to design RNS FIR filters which hides the RNS algorithms to the designer, and generates a synthesizable VHDL description of the filter taking into account several design constraints such as: delay, area and energy.
引用
收藏
页码：686 / 687
页数：2
相关论文
共 16 条
  • [1] A VHDL generation tool for optimized parallel FIR filters
    Rosa, Vagner S.
    Costa, Eduardo
    Bampi, Sergio
    IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 134 - +
  • [2] VHDL Generation of Optimized FIR Filters
    Daitx, Fabio Fabian
    Rosa, Vagner S.
    Costa, Eduardo
    Flores, Paulo
    Bampi, Sergio
    SCS: 2008 2ND INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS, 2008, : 424 - +
  • [3] Automatic RTL Generation Tool of FPGAs for DNNs
    Jang, Seojin
    Liu, Wei
    Park, Sangun
    Cho, Yongbeom
    ELECTRONICS, 2022, 11 (03)
  • [4] A VHDL based functional compiler for optimum architecture generation of FIR filters
    Verma, V
    Chien, C
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 564 - 567
  • [5] A high performance parallel FIR filters generation tool
    Rosa, Vagner S.
    Costa, Eduardo
    Bampi, Sergio
    SEVENTEENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, 2006, : 216 - +
  • [6] Methodology for implementing FIR filters and CAD tool development for designing RNS-based systems
    Soudris, D
    Sgouropoulos, K
    Tatas, K
    Pavlidis, V
    Thanailakis, A
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 129 - 132
  • [7] A CAD tool for the automatic generation of synthesizable parallel prefix adders in VHDL
    Vitoroulis, Konstantinos
    Obuchowicz, Tadeusz
    Al-Khalili, Asim J.
    MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING III, 2008, 6798
  • [8] An evolutionary approach to automatic generation of VHDL code for low-power digital filters
    Erba, M
    Rossi, R
    Liberali, V
    Tettamanzi, GB
    GENETIC PROGRAMMING, PROCEEDINGS, 2001, 2038 : 36 - 50
  • [9] AUTOMATIC VHDL GENERATION SOFTWARE TOOL FOR PARAMETERIZED FPGA BASED FFT ARCHITECTURES
    Schmuland, Todd E.
    Longbrake, Matthew B.
    Buxa, Peter E.
    Jamali, Mohsin M.
    PROCEEDINGS OF THE IEEE 2010 NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE (NAECON), 2010, : 306 - 309
  • [10] High Level Testability Analysis using VHDL Automatic Test Pattern Generation
    Giamarchi, F.
    Capocchi, L.
    Federici, D.
    Bisgambiglia, P. A.
    2008 IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1 AND 2, 2008, : 204 - 209
12